參數資料
型號： GCIXF440ACT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數據表參考
文件頁數： 127/128頁
文件大?。?/td> 1262K
代理商： GCIXF440ACT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
127
Bit Name
Bit #
Bit Description
—
15
RESERVED
—
14
RESERVED
Should be written to 0 for future compability.
MLTPKT
13
Multi-Packet Mode.
When set, the device operates in Multi-Packet mode. While working in Multi-Packet mode,
the txrdy signal is deasserted when at least one of the following is true:
The amount of free space in its TFIFO is below the FIFO transmit threshold.
The number of full packets stored in the TFIFO is sixteen.
A data burst on the IX Bus is in progress.
Note that the Single Packet Mode control bit (TX_RX_PARAM<SPM>) should be reset to
0 when this bit is set.
When cleared, the device retains all the features as described in the
IXF1002Dual Port
Gigabit Ethernet Datasheet
.
FIFMD
12:11
IX Bus mode:
This field sets the IX Bus mode. Both ports of the IXF1002 must be operating in the same
IX Bus mode. The table below shows the IX Bus mode according to bits 12 and 11.
Bit 12
Bit 11
Mode
0
0
Narrow-32 bit mode
0
1
Full-64 bit mode
1
0
Split mode
1
1
Reserved
In the full-64 bit mode, the 64 bits fdat<63:0> are used for either transmitting or receiving
data.
In the split mode, the 32 lower bits fdat<31:0> are used for receiving packets from the
receive FIFO and the 32 higher bits fdat<63:32> are used for transmitting packets to the
transmit FIFO.
In the narrow mode, the lower 32 bits fdat<31:1> are used for either transmitting or
receiving packets.
HRYD
10
Header ready disable.
When set, the
rxrdy
signal will not be asserted when a packet header is in FIFO, but only
according to FIFO threshold values.
PS_D
9
Packet status disable.
When set, the packet status will not be appended to received packets that are transferred
onto the IX Bus. When reset, The packet status is appended to any packet completely
transferred onto the IX Bus, and is driven onto the IX Bus in the access following the last
byte transfer (
see 4.3.1.1
) of data.
BEND
8
Big or little endian mode.
Defines the byte ordering mode on the IX Bus. When set, the port uses the big endian
mode. When reset, the little endian mode is used.
A4975-02
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
H
R
Y
D
M
L
T
P
K
T
P
S
–
D
B
E
N
D
L
C
K
E
F
X
E
C
D
I
L
P
K
F
I
F
M
D
G
P
C
S
S
D
D
I
S
C
P
U
B
W
相關PDF資料
PDF描述
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
相關代理商/技術參數
參數描述
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1200GC 功能描述:IC MPU NETWORK 232MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*