- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW32305 1394A PCI PHY/Link Open Host Controller Interface PDF資料下載
參數(shù)資料
| 型號： | FW32305 |
| 英文描述： | 1394A PCI PHY/Link Open Host Controller Interface |
| 中文描述： | 1394A端口物理層的PCI /鏈接開放主機(jī)控制器接口 |
| 文件頁數(shù)： | 3/152頁 |
| 文件大?。?/td> | 1625K |
| 代理商： | FW32305 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
Agere Systems Inc.
3
Data Sheet, Rev. 2
October 2001
FW323 05
1394A PCI PHY/Link Open Host Controller Interface
Table of Contents
(continued)
Contents
Page
Isochronous Receive Channel Mask Low Register ..........................................................................................84
Interrupt Event Register ...................................................................................................................................86
Interrupt Mask Register ....................................................................................................................................89
Isochronous Transmit Interrupt Event Register ................................................................................................91
Isochronous Transmit Interrupt Mask Register ................................................................................................93
Isochronous Receive Interrupt Event Register .................................................................................................94
Isochronous Receive Interrupt Mask Register .................................................................................................96
Fairness Control Register ................................................................................................................................97
Link Control Register ........................................................................................................................................99
Node Identification Register ...........................................................................................................................101
PHY Core Layer Control Register ..................................................................................................................103
Isochronous Cycle Timer Register .................................................................................................................105
Asynchronous Request Filter High Register ..................................................................................................107
Asynchronous Request Filter Low Register ...................................................................................................110
Physical Request Filter High Register ............................................................................................................113
Physical Request Filter Low Register ............................................................................................................116
Asynchronous Context Control Register ........................................................................................................119
Asynchronous Context Command Pointer Register .......................................................................................121
Isochronous Transmit Context Control Register ............................................................................................123
Isochronous Transmit Context Command Pointer Register ...........................................................................125
Isochronous Receive Context Control Register .............................................................................................127
Isochronous Receive Context Command Pointer Register ............................................................................129
Isochronous Receive Context Match Register ...............................................................................................131
FW323 Vendor Specific Registers .................................................................................................................133
Isochronous DMA Control ..............................................................................................................................134
Asynchronous DMA Control ...........................................................................................................................135
Link Options ...................................................................................................................................................136
Crystal Selection Considerations ..........................................................................................................................138
Load Capacitance ..........................................................................................................................................138
Board Layout ..................................................................................................................................................138
Absolute Maximum Ratings ..................................................................................................................................138
Electrical Characteristics ......................................................................................................................................139
Timing Characteristics ..........................................................................................................................................141
ac Characteristics of Serial EEPROM Interface Signals ......................................................................................141
Internal Register Configuration .............................................................................................................................144
PHY Core Register Map for Cable Environment ............................................................................................144
PHY Core Register Fields for Cable Environment .........................................................................................145
Outline Diagrams ..................................................................................................................................................150
128-Pin TQFP ................................................................................................................................................150
Figure
Page
Figure 1. FW323 Functional Block Diagram .............................................................................................................7
Figure 2. PHY Core Block Diagram ........................................................................................................................12
Figure 3. Pin Assignments for FW323 ....................................................................................................................13
Figure 4. Application Schematic for FW323 ...........................................................................................................19
Figure 5. Bus Timing ............................................................................................................................................142
Figure 6. Write Cycle Timing ................................................................................................................................142
Figure 7. Data Validity ..........................................................................................................................................142
Figure 8. Start and Stop Definition .......................................................................................................................143
Figure 9. Output Acknowledge .............................................................................................................................143
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW352 | |
| FW501 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| FW801A | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
| FW801A-DB | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
| FW801 | One-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW32306 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW323061394 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW323061394A | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW-33-01-G-D-200-065 | 制造商:Samtec Inc 功能描述:CONN BD STACKER HDR 66 POS 1.27MM SLDR ST TH - Bulk |
| FW-33-01-L-D-200-075 | 制造商:Samtec Inc 功能描述:.050'' BOARD SPACERS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。