- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW32305 1394A PCI PHY/Link Open Host Controller Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | FW32305 |
| 英文描述： | 1394A PCI PHY/Link Open Host Controller Interface |
| 中文描述： | 1394A端口物理層的PCI /鏈接開放主機(jī)控制器接口 |
| 文件頁(yè)數(shù)： | 145/152頁(yè) |
| 文件大?。?/td> | 1625K |
| 代理商： | FW32305 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)當(dāng)前第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
Agere Systems Inc.
145
Data Sheet, Rev. 2
October 2001
FW323 05
1394A PCI PHY/Link Open Host Controller Interface
Internal Register Configuration
(continued)
PHY Core Register Fields for Cable Environment
Table 129. PHY Core Register Fields for Cable Environment
Field
Size
Type
Power Reset
Value
000000
Description
Physical_ID
6
R
The address of this node is determined during self-identification. A
value of 63 indicates a malconfigured bus; the link will not transmit
any packets.
When set to one, indicates that this node is the root.
Cable power active.
Root hold-off bit. When set to one, the force_root variable is TRUE,
which instructs the PHY core to attempt to become the root during
the next tree identify process.
Initiate bus reset. When set to one, instructs the PHY core to set ibr
TRUE and reset_time to RESET_TIME. These values in turn cause
the PHY core to initiate a bus reset without arbitration; the reset
signal is asserted for 166
μ
s. This bit is self-clearing.
Used to configure the arbitration timer setting in order to optimize
gap times according to the topology of the bus. See Section 4.3.6
of IEEE Standard 1394-1995 for the encoding of this field.
This field has a constant value of seven, which indicates the
extended PHY core register map.
The number of ports implemented by this PHY core. This count
reflects the number.
Indicates the speed(s) this PHY core supports:
R
PS
RHB
1
1
1
R
R
0
—
0
RW
IBR
1
RW
0
Gap_count
6
RW
3F
16
Extended
3
R
7
Total_ports
4
R
3
Max_speed
3
R
010
2
000
2
= 98.304 Mbits/s.
001
2
= 98.304 and 196.608 Mbits/s.
010
2
= 98.304, 196.608, and 393.216 Mbits/s.
011
2
= 98.304, 196.608, 393.216, and 786.43 Mbits/s.
100
2
= 98.304, 196.608, 393.216, 786.432, and
1,572.864 Mbits/s.
101
2
= 98.304, 196.608, 393.216, 786.432, 1,572.864, and
3,145.728 Mbits/s.
All other values are reserved for future definition.
Worst-case repeater delay, expressed as 144 + (delay * 20) ns.
Link Active.
Cleared or set by software to control the value of the L
bit transmitted in the node’s self-ID packet 0, which will be the logi-
cal AND of this bit and LPS active.
See description Cleared or set by software to control the value of the C bit transmit-
ted in the self-ID packet. Powerup reset value is set by
CONTENDER pin.
000
The difference between the fastest and slowest repeater data
delay, expressed as (jitter + 1) * 20 ns.
See description
Power-Class.
Controls the value of the pwr field transmitted in the
self-ID packet. See Section 4.3.4.1 of IEEEStandard 1394-1995 for
the encoding of this field. PC0, PC1, and PC2 pins set up power
reset value.
Delay
LCtrl
4
1
R
0000
1
RW
Contender
1
RW
Jitter
3
R
Pwr_class
3
RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW352 | |
| FW501 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| FW801A | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
| FW801A-DB | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
| FW801 | One-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW32306 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW323061394 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW323061394A | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW-33-01-G-D-200-065 | 制造商:Samtec Inc 功能描述:CONN BD STACKER HDR 66 POS 1.27MM SLDR ST TH - Bulk |
| FW-33-01-L-D-200-075 | 制造商:Samtec Inc 功能描述:.050'' BOARD SPACERS - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。