參數(shù)資料
型號(hào): FW32305
英文描述: 1394A PCI PHY/Link Open Host Controller Interface
中文描述: 1394A端口物理層的PCI /鏈接開(kāi)放主機(jī)控制器接口
文件頁(yè)數(shù): 140/152頁(yè)
文件大?。?/td> 1625K
代理商: FW32305
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)當(dāng)前第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
140
Agere Systems Inc.
FW323 05
1394A PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 2
October 2001
Electrical Characteristics
(continued)
Table 123. Driver Characteristics
Table 124. Device Characteristics
Parameter
Test Conditions
56
load
Drivers disabled
Driver enabled,
speed signaling off*
200 Mbits/s speed
signaling enabled
400 Mbits/s speed
signaling enabled
Symbol
V
OD
V
OFF
I
DIFF
Min
172
1.05
Typ
Max
265
20
1.05
Unit
mV
mV
mA
Differential Output Voltage
Off-state Common-mode Voltage
Driver Differential Current,
TPA+, TPA
, TPB+, TPB
Common-mode Speed Signaling
Current, TPB+, TPB
* Limits are defined as the algebraic sum of TPA+ and TPA
driver currents. Limits also apply to TPB+ and TPB
as the algebraic sum of driver
currents.
Limits are defined as the absolute limit of each of TPB+ and TPB
driver currents.
I
SP
2.53
4.84
mA
I
SP
8.1
12.4
mA
Parameter
Test Conditions
V
DD
= 3.3 V
Symbol
I
DD
Min
Typ
Max
Unit
Supply Current:
D0, 3 Ports Active
Cycle Starts on Bus
D0, 2 Ports Active
Cycle Starts on Bus
D0, 1 Port Active
Cycle Starts on Bus
D1, LPS On, Link Ready, 1 Port
Active, PCI Clock Off (or Very
Slow) Wake-up is Possible from
This State
D2, LPS Off, PCI Clock Off (or
Slow), Ports Suspended, PHY
Core Off, Wake-up is Possible
from This State
D3Hot, LPS Off, PCI Clock Off
(or Slow), Ports Disabled, PHY
Core Off, Wake-up is Possible
from This State
D3Cold, Power is Removed from
Chip, No Wake-up is Possible
from This State
High-level Output Voltage
Low-level Output Voltage
High-level Input Voltage
Low-level Input Voltage
Pull-up Current,
RESETN Input
158
140
122
86
<1
<1
0
mA
mA
mA
mA
mA
mA
mA
I
OH
max, V
DD
= min
I
OL
min, V
DD
= max
CMOS inputs
CMOS inputs
V
I
= 0 V
V
OH
V
OL
V
IH
V
IL
I
I
V
DD
– 0.4
0.7V
DD
11
0.4
V
V
V
V
μ
A
0.2V
DD
32
相關(guān)PDF資料
PDF描述
FW352
FW501 TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO
FW801A Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
FW801A-DB Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
FW801 One-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW32306 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW323061394 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW323061394A 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW-33-01-G-D-200-065 制造商:Samtec Inc 功能描述:CONN BD STACKER HDR 66 POS 1.27MM SLDR ST TH - Bulk
FW-33-01-L-D-200-075 制造商:Samtec Inc 功能描述:.050'' BOARD SPACERS - Bulk