- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375872 > FPD87310 (National Semiconductor Corporation) Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link PDF資料下載
參數(shù)資料
| 型號： | FPD87310 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
| 中文描述： | 通用接口的XGA小組與區(qū)特別職務(wù)隊⑩（低擺幅差分信號）和FPD時序控制鏈路 |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 754K |
| 代理商： | FPD87310 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AC Electrical Characteristics
FPD-Link INPUT TIMING
V
DD
= 3.3V
±
0.3V, V
SS
= 0.0V (Unless otherwise specified).
Symbol
Parameter
RPLLS
FPD-Link Receiver Phase Lock
Loop Wake-up Time
RSKM
RxIN Skew Margin (Note 4)
Conditions
Min
Typ
Max
Units
10
ms
V
DD
= 3.3V, T
A
= 25C
400
ps
Note 4:
Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs.
This margin takes into account transmitter output skew (TCCS) and the setup and hold time (internal data sampling window) allowing for FPD-Link LVDS cable skew
dependent on type/length of cable, and source clock (FPD-Link Transmitter TxCLK IN) jitter.
RSKM
≤
cable skew (type, length) + source clock jitter (cycle to cycle). The specified RSKM minimum assumes a TPPOSmax limit of 200ps (65MHz). This parameter
is Guaranteed by Design.
DS101077-6
FIGURE 1. FPD87310 Input I
DD
Test Pattern
DS101077-7
SW
TCCS
RSKM
Cable Skew Typically 10 ps - 40 ps per foot.
Setup and Hold Time (internal data sampling window)
Transmitter Output Skew
≥
Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)
FIGURE 2. FPD87310 (FPD-Link Receiver) Input Skew Margin
F
www.national.com
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FPD87346 | Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87346VS | Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87352CXA | +3.3V TFT-LCD Timing Controller with Single LVDS Input/Dual RSDS Outputs Including RTC for TFT-LCD Monitors and TV |
| FPD87370AXA | Low EMI Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS Outputs |
| FPD87370AXAVS | Low EMI Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FPD87310VHB | 功能描述:IC CTRLR PANEL TIMING 80-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| FPD87346 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87346BXA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FPD87346BXA Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controllerwith Reduced Swing Differential Signaling (RSDS) Outputs |
| FPD87346BXAVS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| FPD87346BXAVS/NOPB | 功能描述:IC TIMING CTLR XGA/WXGA 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。