- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375872 > FPD87310 (National Semiconductor Corporation) Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link PDF資料下載
參數(shù)資料
| 型號： | FPD87310 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
| 中文描述： | 通用接口的XGA小組與區(qū)特別職務(wù)隊⑩（低擺幅差分信號）和FPD時序控制鏈路 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 754K |
| 代理商： | FPD87310 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Programmable Registers
(Continued)
TABLE 1. FPD87310 Programmable Register Definition
(Continued)
Control
Registers
Control Register
(8 bits)
EEPROM
Address
(a+8)
The CONTROL REGISTER provide more setting information to the
input and output interfaces.
Output polarity - defines active high or active low output
“0” - Normal output (active high)
“1” - Inverted output (active low)
Toggle circuit Enable/Disable
“0” - Toggle circuitry Disabled; Normal GPO output
“1” - Toggle circuitry Enabled
Automatic Frame Size Detection
GPO[1:0].
“0” - Normal Operation.
“1” - Used with Toggle circuitry to create a “continuous” REV signal. The value of
the Vertical Duration Register is overwritten.
GPO[9:2].
“0” - Normal Operation.
“1” - Early Start capability.
The value in the Vertical Start Register is subtracted from the total number of
lines/frames (auto-detected) to determine the vertical start position.
GPO[9:1] Combination Select.
“00” - Select GPO[x] as programmed. (No combination function).
“01” - Select GPO[x] “ANDed” with GPO[x-1].
“10” - Select GPO[x] “ORed” with GPO[x-1].
“11” - Select GPO[x] and GPO[x-1] on alternating frames.
Power-up sequence delay.
“00” - Outputs active after 1st VSYNC after EEPROM download.
“01” - Outputs active after 2nd VSYNC after EEPROM download.
“10” - Outputs active after 3rd VSYNC after EEPROM download.
“11” - Outputs actve after 4th VSYNC after EEPROM download.
Open Drain Output Control
“0” - Outputs are Normal Operation. (sink/source drive current)
“1” - Outputs are Open Drain. (sink current only)
[0]
[1]
[2]
[4:3]
[6:5]
[7]
TABLE 2. Internal Default Register Values and EEPROM Memory Map
No
Address
FF–EF
E4
E3
E1
DF
DC
DB
DA
D8
D6
D4
D2
D1
CF
CD
Bits
Control Register
not used/not loaded
GPO9 Control Register
GPO9 Vertical Duration
GPO9 Vertical Start
GPO9 Horizontal Duration
GPO9 Horizontal Start
GPO8 Control Register
GPO8 Vertical Duration
GPO8 Vertical Start
GPO8 Horizontal Duration
GPO8 Horizontal Start
GPO7 Control Register
GPO7 Vertical Duration
GPO7 Vertical Start
GPO7 Horizontal Duration
Register Name
Default Values
Init#1
Init#2
30
09
00
00
00
00
01
00
00
40
00
03
86
03
21
09
00
00
00
00
01
00
00
00
00
00
01
01 C2
00
09
00
00
00
00
00
00
00
00
00
Init#3
56
55
54
53
52
51
50
49
48
47
46
45
44
43
8
reg_gpo9_cont
reg_gpo9_Icount
reg_gpo9_Istart
reg_gpo9_pcount
reg_gpo9_pstart
reg_gpo8_cont
reg_gpo8_Icount
reg_gpo8_Istart
reg_gpo8_pcount
reg_gpo8_pstart
reg_gpo7_cont
reg_gpo7_Icount
reg_gpo7_Istart
reg_gpo7_pcount
E2
E0
DE
DD
11
11
11
11
8
11
11
11
11
8
11
11
11
00
01
40
86
D9
D7
D5
D3
01
01
40
D0
CE
CC
01
01
40
F
www.national.com
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FPD87346 | Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87346VS | Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87352CXA | +3.3V TFT-LCD Timing Controller with Single LVDS Input/Dual RSDS Outputs Including RTC for TFT-LCD Monitors and TV |
| FPD87370AXA | Low EMI Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS Outputs |
| FPD87370AXAVS | Low EMI Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FPD87310VHB | 功能描述:IC CTRLR PANEL TIMING 80-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| FPD87346 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs |
| FPD87346BXA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FPD87346BXA Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controllerwith Reduced Swing Differential Signaling (RSDS) Outputs |
| FPD87346BXAVS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| FPD87346BXAVS/NOPB | 功能描述:IC TIMING CTLR XGA/WXGA 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。