參數(shù)資料
型號(hào): EVAL-ADUC7128QSPZ
廠商: Analog Devices Inc
文件頁數(shù): 66/92頁
文件大?。?/td> 0K
描述: KIT DEV FOR ADUC7128
產(chǎn)品培訓(xùn)模塊: ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
設(shè)計(jì)資源: ADUC7128 Dev System Schematic
ADUC7128 Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ PLUS 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC7128
所含物品: 評(píng)估板、電源、纜線、軟件、仿真器和說明文檔
產(chǎn)品目錄頁面: 739 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: ADUC7128BSTZ126-RLDKR-ND - IC DAS MCU ARM7 ADC/DDS 64-LQFP
ADUC7128BCPZ126-RLDKR-ND - IC DAS MCU ARM7 ADC/DDS 64-LFCSP
ADUC7128BSTZ126-RLCT-ND - IC DAS MCU ARM7 ADC/DDS 64-LQFP
ADUC7128BCPZ126-RLCT-ND - IC DAS MCU ARM7 ADC/DDS 64-LFCSP
ADUC7128BSTZ126-RLTR-ND - IC DAS MCU ARM7 ADC/DDS 64-LQFP
ADUC7128BCPZ126-RLTR-ND - IC DAS MCU ARM7 ADC/DDS 64-LFCSP
ADUC7128BSTZ126-ND - IC DAS MCU ARM7 ADC/DDS 64-LQFP
ADUC7128BCPZ126-ND - IC DAS MCU ARM7 ADC/DDS 64-LFCSP
ADuC7128/ADuC7129
Rev. 0 | Page 69 of 92
I2CxFIF Register
Name
Address
Default Value
Access
I2C0FIF
0xFFFF084C
0x0000
R
I2C1FIF
0xFFFF094C
0x0000
R
I2CxFIF is a FIFO status register.
Table 95. I2C0FIF MMR Bit Designations
Bit
Value
Description
15:10
Reserved.
9
Master Transmit FIFO Flush.
Set by user to flush the master Tx FIFO.
Cleared automatically once the master Tx FIFO is flushed. This bit also flushes the slave receive FIFO.
8
Slave Transmit FIFO Flush.
Set by user to flush the slave Tx FIFO.
Cleared automatically once the slave Tx FIFO is flushed.
7:6
Master Rx FIFO Status Bits.
00
FIFO Empty.
01
Byte Written to FIFO.
10
1 Byte in FIFO.
11
FIFO Full.
5:4
Master Tx FIFO Status Bits.
00
FIFO Empty.
01
Byte Written to FIFO.
10
1 Byte in FIFO.
11
FIFO Full.
3:2
Slave Rx FIFO Status Bits.
00
FIFO Empty.
01
Byte Written to FIFO.
10
1 Byte in FIFO.
11
FIFO Full.
1:0
Slave Tx FIFO Status Bits.
00
FIFO Empty.
01
Byte Written to FIFO.
10
1 Byte in FIFO.
11
FIFO full.
PROGRAMMABLE LOGIC ARRAY (PLA)
The ADuC7128/ADuC7129 integrate a fully programmable
logic array (PLA) that consists of two independent but
interconnected PLA blocks. Each block consists of eight PLA
elements, giving a total of 16 PLA elements.
A PLA element contains a two input look-up table that can be
configured to generate any logic output function based on two
inputs and a flip-flop as represented in Figure 54.
4
2
0
1
3
A
B
LOOK-UP
TABLE
06
02
0-
0
49
Figure 54. PLA Element
In total, 30 GPIO pins are available on the ADuC7128/ADuC7129
for the PLA. These include 16 input pins and 14 output pins.
They need to be configured in the GPxCON register as PLA
pins before using the PLA. Note that the comparator output is
also included as one of the 16 input pins.
The PLA is configured via a set of user MMRs and the output(s)
of the PLA can be routed to the internal interrupt system, to the
CONVST signal of the ADC, to an MMR, or to any of the
16 PLA output pins.
The interconnection between the two blocks is supported by
connecting the output of Element 7 of Block 1 fed back to the
Input 0 of Mux 0 of Element 0 of Block 0, and the output of
Element 7 of Block 0 is fed back to the Input 0 of Mux 0 of
Element 0 of Block 1.
相關(guān)PDF資料
PDF描述
EYM15DRSN CONN EDGECARD 30POS DIP .156 SLD
AIUR-06-272K INDUCTOR POWER 2700UH 10% T/H
V300C3V3C50BF CONVERTER MOD DC/DC 3.3V 50W
AIUR-06-182K INDUCTOR POWER 1800UH 10% T/H
EGM15DRSN CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
EVAL-ADUC812QS 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC812QSP 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU
EVAL-ADUC812QSZ 功能描述:BOARD EVALUATION FOR ADUC812 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)