參數(shù)資料
型號: EVAL-ADAU1761Z
廠商: Analog Devices Inc
文件頁數(shù): 57/92頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADAU1761
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
主要目的: 音頻編解碼器
嵌入式: 是,DSP
已用 IC / 零件: ADAU1761
主要屬性: 立體聲,24 位,8 ~ 96 kHz 采樣率,GUI 工具
次要屬性: I²C 和 GPIO 接口,2 差分和 1 個立體聲單端模擬輸入和輸出
已供物品: 2 個板,線纜,CD
產(chǎn)品目錄頁面: 776 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: ADAU1761BCPZ-RL-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761BCPZ-R7-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761BCPZ-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761
Rev. C | Page 60 of 92
R11: ALC Control 0, 16,401 (0x4011)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PGASLEW[1:0]
ALCMAX[2:0]
ALCSEL[2:0]
Table 45. ALC Control 0 Register
Bits
Bit Name
Description
[7:6]
PGASLEW[1:0]
PGA volume slew time when the ALC is off. The slew time is the period of time that a volume increase or decrease
takes to ramp up or ramp down to the target volume set in Register R8 (left differential input volume control)
and Register R9 (right differential input volume control).
Setting
Slew Time
00
24 ms (default)
01
48 ms
10
96 ms
11
Off
[5:3]
ALCMAX[2:0]
The maximum ALC gain sets a limit to the amount of gain that the ALC can provide to the input signal. This
protects small signals from excessive amplification.
Setting
Maximum ALC Gain
000
12 dB (default)
001
6 dB
010
0 dB
011
6 dB
100
12 dB
101
18 dB
110
24 dB
111
30 dB
[2:0]
ALCSEL[2:0]
ALC select. These bits set the channels that are controlled by the ALC. When set to right only, the ALC responds
only to the right channel input and controls the gain of the right PGA amplifier only. When set to left only, the
ALC responds only to the left channel input and controls the gain of the left PGA amplifier only. When set to
stereo, the ALC responds to the greater of the left or right channel and controls the gain of both the left and
right PGA amplifiers. DSP control allows the PGA gain to be set within the DSP or from external GPIO inputs.
These bits must be off if manual control of the volume is desired.
Setting
Channels
000
Off (default)
001
Right only
010
Left only
011
Stereo
100
DSP control
101
Reserved
110
Reserved
111
Reserved
相關(guān)PDF資料
PDF描述
MAX6174BASA+ IC VREF SERIES PREC 4.096V 8SOIC
GSC06DRXI-S734 CONN EDGECARD 12POS DIP .100 SLD
0982660987 CBL 29PS 0.5MM JMPR TYPE A 1.18"
SRR5028-680Y INDUCTOR POWER 68UH 0.62A SMD
ADN8831ACPZ-REEL7 IC THERMO COOLER CTRLR 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1781Z 功能描述:BOARD EVAL FOR ADAU1781 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADAU1962AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:Eval Board for ADAU1962A
EVAL-ADAU1966AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits)
EVAL-ADAU1966Z 功能描述:BOARD EVAL FOR ADAU1966 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-ADAU1966Z 制造商:Analog Devices 功能描述:ADAU1966, DAC, SIGMA DELTA, SPI, I2C, EV