參數(shù)資料
型號(hào)： EDE5104AJSE
廠商： Elpida Memory, Inc.
英文描述： EDE5104AJSE
中文描述： EDE5104AJSE
文件頁數(shù)： 57/77頁
文件大小： 604K
代理商： EDE5104AJSE
EDE5104AJSE, EDE5108AJSE, EDE5116AJSE
Data Sheet E1043E40 (Ver. 4.0)
57
Precharge Command [PRE]
The precharge command is used to precharge or close a bank that has been activated. The precharge command is
triggered when /CS, /RAS and /WE are low and /CAS is high at the rising edge of the clock. The precharge
command can be used to precharge each bank independently or all banks simultaneously. Three address bits A10,
BA0 and BA1 are used to define which bank to precharge when the command is issued.
[Bank Selection for Precharge by Address Bits]
A10
BA0
BA1
Precharged Bank(s)
L
L
L
Bank 0 only
L
H
L
Bank 1 only
L
L
H
Bank 2 only
L
H
H
Bank 3 only
H
×
×
All banks 0 to 3
Remark: H: VIH, L: VIL,
×
: VIH or VIL
Burst Read Operation Followed by Precharge
Minimum read to precharge command spacing to the same bank = AL + BL/2 clocks
For the earliest possible precharge, the precharge command may be issued on the rising edge that is
“Additive latency (AL) + BL/2 clocks” after a Read command. A new bank active (command) may be issued to the
same bank after the RAS precharge time (tRP). A precharge command cannot be issued until tRAS is satisfied.
NOP
CK
/CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
Command
DQS, /DQS
DQ
RL = 4
AL = 1
CL = 3
out0
out2
PRE
NOP
out1
out3
Posted
READ
NOP
≥
tRP
≥
tRAS
ACT
AL + BL/2 clocks
Burst Read Operation Followed by Precharge (RL = 4, BL = 4 (AL=1, CL=3))
NOP
CK
/CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
Command
DQS, /DQS
DQ
RL = 5
AL = 2
CL = 3
out0
out2
NOP
PRE
out1
out3
Posted
READ
ACT
NOP
AL + /BL2 clocks
≥
tRP
≥
tRAS(min.)
Burst Read Operation Followed by Precharge (RL = 5, BL = 4 (AL=2, CL=3))
相關(guān)PDF資料
PDF描述
EDE5108AJBG 512M bits DDR2 SDRAM
EDE5108AJBG-6E-E 512M bits DDR2 SDRAM
EDE5108AJBG-8E-E 512M bits DDR2 SDRAM
EDE5116AJBG 512M bits DDR2 SDRAM
EDE5116AJBG-6E-E 512M bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5104AJSE-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AJSE-8E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104GASA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
EDE5104GASA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
EDE5104GASA-5A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*