- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384280 > EDE5104AJSE (Elpida Memory, Inc.) EDE5104AJSE PDF資料下載
參數(shù)資料
| 型號： | EDE5104AJSE |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | EDE5104AJSE |
| 中文描述： | EDE5104AJSE |
| 文件頁數(shù)： | 33/77頁 |
| 文件大?。?/td> | 604K |
| 代理商： | EDE5104AJSE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
EDE5104AJSE, EDE5108AJSE, EDE5116AJSE
Data Sheet E1043E40 (Ver. 4.0)
33
Current state
/CS
/RAS /CAS /WE
Address
Command
Operation
Note
Extended Mode
H
×
×
×
×
DESL
Nop -> Enter idle after tMRD
register accessing L
H
H
H
×
NOP
Nop -> Enter idle after tMRD
L
H
L
H
BA, CA, A10 (AP)
READ/READA ILLEGAL
L
H
L
L
BA, CA, A10 (AP)
WRIT/WRITA ILLEGAL
L
L
H
H
BA, RA
ACT
ILLEGAL
L
L
H
L
BA
PRE
ILLEGAL
L
L
H
L
A10 (AP)
PALL
ILLEGAL
L
L
L
H
×
REF
ILLEGAL
L
L
L
H
×
SELF
ILLEGAL
L
L
L
L
BA, MRS-OPCODE
MRS
ILLEGAL
Remark: H = VIH. L = VIL.
×
= VIH or VIL
Notes: 1. This command may be issued for other banks, depending on the state of the banks.
2. All banks must be in "IDLE".
3. All AC timing specs must be met.
4. Only allowed at the boundary of 4 bits burst. Burst interruptions at other timings are illegal.
5. Available in case tRCD is satisfied by AL setting.
6. Available in case tWTR is satisfied.
7. The DDR2 SDRAM supports the concurrent auto-precharge feature, a read with auto-precharge
enabled,or a write with auto-precharge enabled, may be followed by any column command to other
banks, as long as that command does not interrupt the read or write data transfer, and all other related
limitations apply. (E.g. Conflict between READ data and WRITE data must be avoided.)
The minimum delay from a read or write command with auto precharge enabled, to a command to a
different bank, is summarized below.
From command
interrupting command)
L
L
L
L
BA, EMRS-OPCODE
EMRS (1) (2)
ILLEGAL
To command (different bank, non-
Minimum delay
(Concurrent AP supported)
Units
Read w/AP
Read or Read w/AP
BL/2
tCK
Write or Write w/AP
(BL/2) + 2
tCK
Precharge or Activate
1
tCK
Write w/AP
Read or Read w/AP
(CL
1) + (BL/2) + tWTR
tCK
Write or Write w/AP
BL/2
tCK
Precharge or Activate
1
tCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE5108AJBG | 512M bits DDR2 SDRAM |
| EDE5108AJBG-6E-E | 512M bits DDR2 SDRAM |
| EDE5108AJBG-8E-E | 512M bits DDR2 SDRAM |
| EDE5116AJBG | 512M bits DDR2 SDRAM |
| EDE5116AJBG-6E-E | 512M bits DDR2 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5104AJSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AJSE-8E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104GASA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM |
| EDE5104GASA-4A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM |
| EDE5104GASA-5A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。