- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號處理器 |
| 文件頁數(shù)： | 6/173頁 |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
List of Tables
Tables
Page
Data Sheet
July 2000
DSP16210 Digital Signal Processor
6
DRAFT COPY
Lucent Technologies Inc.
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10. ESIO Memory Map (Input Section) ................................................................................................... 32
Table 11. Input Channel Start Bit Registers...................................................................................................... 35
Table 12. ESIO Memory Map (Output Section)................................................................................................. 36
Table 13. Output Channel Start Bit Registers................................................................................................... 39
Table 14. ESIO Interrupts.................................................................................................................................. 41
Table 15. Instructions for Programming MIOU Registers.................................................................................. 42
Table 16. MIOU
0,1
16-Bit Directly Program-Accessible Registers................................................................. 43
Table 17. MIOU Write-Only Command-Accessible Registers........................................................................... 43
Table 18. MIOU
0,1
Command (
mcmd
0,1
) Register.................................................................................... 44
Table 19. Effect of Reset on MIOU Interrupts and Registers............................................................................ 44
Table 20. MIOU Interrupts................................................................................................................................. 46
Table 21. MIOU Command Latencies............................................................................................................... 48
Table 22. PHIF16 Output Function.................................................................................................................... 51
Table 23. PHIF16 Input Function ...................................................................................................................... 51
Table 24. PHIF16 Status (
PSTAT
) Register ..................................................................................................... 51
Table 25. BIO Operations.................................................................................................................................. 52
Table 26. BIO Flags .......................................................................................................................................... 52
Table 27. JTAG Boundary-Scan Register......................................................................................................... 55
Table 28. Clock Source Selection..................................................................................................................... 56
Table 29.
pllc
Field Values Nbits[2:0] and Mbits[2:0]........................................................................................ 58
Table 30. Example Calculation of M and N....................................................................................................... 60
Table 31. DSP16210 Instruction Groups........................................................................................................... 69
Table 32. Instruction Set Summary................................................................................................................... 71
Table 33. Notation Conventions for Instruction Set Descriptions...................................................................... 77
Table 34. Overall Replacement Table............................................................................................................... 78
Table 35. F1 Instruction Syntax......................................................................................................................... 81
Table 36. F1E Function Statement Syntax........................................................................................................ 83
Table 37. DSP16210 Conditional Mnemonics................................................................................................... 85
Table 38. Program-Accessible Registers by Type, Listed Alphabetically ......................................................... 88
Table 39. ESIO Memory-Mapped Registers ..................................................................................................... 90
Table 40. MIOU-Accessible Registers .............................................................................................................. 90
Table 41. DMA-Accessible Registers................................................................................................................ 90
Table 42.
alf
Register........................................................................................................................................ 91
Table 43.
auc0
(Arithmetic Unit Control 0) Register ......................................................................................... 92
Table 44.
auc1
(Arithmetic Unit Control 1) Register ......................................................................................... 93
Table 45.
cbit
(BIO Control) Register ............................................................................................................... 94
Table 46.
cstate
(Cache State) Register .......................................................................................................... 94
Table 47.
ICR
(ESIO Input Control) Register.................................................................................................... 95
Table 48.
ICSB
0—7
(ESIO Input Channel Start Bit) Registers...................................................................... 96
Table 49.
ICSL
0—1
(ESIO Input Channel Sample Length) Registers........................................................... 96
Table 50.
ICVV
(ESIO Input Channel Valid Vector) Register............................................................................ 96
Table 51.
ID
(JTAG Identification) Register....................................................................................................... 97
DSP16210 Block Diagram Legend.................................................................................................... 11
DSP16000 Core Block Diagram Legend........................................................................................... 17
State of Device Output and Bidirectional Pins During and After Reset............................................. 19
Interrupt and User Trap Vector Table................................................................................................ 21
Interrupt Control 0 and 1 (
inc0, inc1
) Registers ............................................................................... 22
Interrupt Status (
ins
) Register........................................................................................................... 22
Interrupt Request Clearing Latency................................................................................................... 23
Access Time and Wait-States........................................................................................................... 28
Wait-States........................................................................................................................................ 31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。