參數(shù)資料
型號(hào): COM20019ILJP
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 微控制器/微處理器
中文描述: 1 CHANNEL(S), 312.5K bps, LOCAL AREA NETWORK CONTROLLER, PQCC28
封裝: PLASTIC, LCC-28
文件頁(yè)數(shù): 20/65頁(yè)
文件大小: 386K
代理商: COM20019ILJP
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
SMSC COM20019I
Page 27
Rev. 09-25-07
DATASHEET
6.2.13 Setup 2 Register
The Setup 2 Register is new to the COM20019I. It is an 8-bit read/write register accessed when the Sub
Address Bits SUBAD[2:0] are set up accordingly (see the bit definitions of the Sub Address Register). This
register contains bits for various functions. The CKUP1,0 bits select the clock to be generated from the 20
MHz crystal. The RBUSTMG bit is used to Disable/Enable Fast Read function for High Speed CPU bus
support. The EF bit is used to enable the new timing for certain functions in the COM20019I (if EF = 0, the
timing is the same as in the COM20020 Rev. B). See Appendix “A”. The NOSYNC bit is used to enable
the NOSYNC function during initialization.
If this bit is reset, the line has to be idle for the RAM
initialization sequence to be written. If set, the line does not have to be idle for the initialization sequence
to be written. See Appendix “A”.
The RCNTM[1,0] bits are used to set the time-out period of the recon timer. Programming this timer for
shorter time periods has the benefit of shortened network reconfiguration periods. The time periods shown
in the table on the following page are limited by a maximum number of nodes in the network. These time-
out period values are for 312.5 Kbps. For other data rates, scale the time-out period time values
accordingly; the maximum node count remains the same.
RCNTM1
RCNTM0
TIME-OUT PERIOD
MAX NODE
COUNT
0
6.72 S
Up to 255 nodes
0
1
1.68 S
Up to 64 nodes
1
0
840 mS
Up to 32 nodes
1
420 mS*
Up to 16 nodes
(See Note 6.1)
Note 6.1
The node ID value 255 must exist in the network for the 420 mS time-out to be valid.
Table 6.3 - Status Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7
Receiver
Inhibited
RI
This bit, if high, indicates that the receiver is not enabled because
either an "Enable Receive to Page fnn" command was never
issued, or a packet has been deposited into the RAM buffer page
fnn as specified by the last "Enable Receive to Page fnn"
command. No messages will be received until this command is
issued, and once the message has been received, the RI bit is
set, thereby inhibiting the receiver. The RI bit is cleared by
issuing an "Enable Receive to Page fnn" command. This bit,
when set, will cause an interrupt if the corresponding bit of the
Interrupt Mask Register (IMR) is also set. When this bit is set and
another station attempts to send a packet to this station, this
station will send a NAK.
6,5
(Reserved)
These bits are undefined.
4
Power On Reset
POR
This bit, if high, indicates that the COM20019I has been reset by
either a software reset, a hardware reset, or writing 00H to the
Node ID Register. The POR bit is cleared by the "Clear Flags"
command.
3
Test
TEST
This bit is intended for test and diagnostic purposes. It is a logic
"0" under normal operating conditions.
相關(guān)PDF資料
PDF描述
CP0603A2442CSTR
CP0805A0881ESTR
CP0805A1441BSTR
CP2101-GMR
CP2101
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COM20019I-LJP 制造商:SMSC 制造商全稱:SMSC 功能描述:Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20019ILJP3V 功能描述:網(wǎng)絡(luò)控制器與處理器 IC ARCNET Contrllr RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
COM20019ILJPTR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Arcnet (ANSI 878.1) Controllr 2k x 8 Ram RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
COM20019IP 制造商:Rochester Electronics LLC 功能描述:- Bulk
COM20020 制造商:SMSC 制造商全稱:SMSC 功能描述:COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM