參數(shù)資料
型號(hào): BX80562X3210SLACU
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775
封裝: LGA-775
文件頁(yè)數(shù): 32/96頁(yè)
文件大?。?/td> 1398K
代理商: BX80562X3210SLACU
Package Mechanical Specifications
38
Quad-Core Intel Xeon Processor 3200 Series Datasheet
3.2
Processor Component Keep-Out Zones
The processor may contain components on the substrate that define component keep-
out zone requirements. A thermal and mechanical solution design must not intrude into
the required keep-out zones. Decoupling capacitors are typically mounted to either the
topside or land-side of the package substrate. See Figure 3-2 and Figure 3-3 for keep-
out zones. The location and quantity of package capacitors may change due to
manufacturing efficiencies but will remain within the component keep-in.
3.3
Package Loading Specifications
Table 3-1 provides dynamic and static load specifications for the processor package.
These mechanical maximum load limits should not be exceeded during heatsink
assembly, shipping conditions, or standard use condition. Also, any mechanical system
or component testing should not exceed the maximum limits. The processor package
substrate should not be used as a mechanical reference or load-bearing surface for
thermal and mechanical solution. The minimum loading specification must be
maintained by any thermal and mechanical solutions.
.
3.4
Package Handling Guidelines
Table 3-2 includes a list of guidelines on package handling in terms of recommended
maximum loading on the processor IHS relative to a fixed substrate. These package
handling loads may be experienced during heatsink removal.
Table 3-1.
Processor Loading Specifications
Parameter
Minimum
Maximum
Notes
Static
80 N [17 lbf]
311 N [70 lbf]
1, 2, 3
Notes:
1. These specifications apply to uniform compressive loading in a direction normal to the
processor IHS.
2. This is the maximum force that can be applied by a heatsink retention clip. The clip must also
provide the minimum specified load on the processor package.
3. These specifications are based on limited testing for design characterization. Loading limits are
for the package only and do not include the limits of the processor socket.
Dynamic
756 N [170 lbf]
4. Dynamic loading is defined as an 11 ms duration average load superimposed on the static load
requirement.
Table 3-2.
Package Handling Guidelines
Parameter
Maximum Recommended
Notes
Shear
311 N [70 lbf]
1, 2
Notes:
1. A shear load is defined as a load applied to the IHS in a direction parallel to the IHS top surface.
2. These guidelines are based on limited testing for design characterization.
Tensile
111 N [25 lbf]
2, 3
3. A tensile load is defined as a pulling load applied to the IHS in a direction normal to the IHS
surface.
Torque
3.95 N-m [35 lbf-in]
2, 4
4. A torque load is defined as a twisting load applied to the IHS in an axis of rotation normal to the
IHS top surface.
相關(guān)PDF資料
PDF描述
BX80616I5660SLBLV 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156
BXA10-48D15-S DC to DC Converter
BXA10-48S05 EMI FILTER INCLUDING ESD PROTECTION
BXA10-48S05-S 8 line low capacitance EMI filter and ESD protection
BXA10-48S12 9-line IPAD", EMI filter and ESD protection
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80563E5310A 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310
BX80563E5310ASL9XR 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310
BX80563E5310P 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310
BX80563X5355A S LAC4 制造商:Intel 功能描述:32BIT MPU BX80563X5355A 2.66G
BX80563X5355P S LAC4 制造商:Intel 功能描述:32BIT MPU BX80563X5355P 2.66G