- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄223478 > BX80562X3210SLACU (INTEL CORP) 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775 PDF資料下載
參數(shù)資料
| 型號(hào)： | BX80562X3210SLACU |
| 廠商： | INTEL CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775 |
| 封裝： | LGA-775 |
| 文件頁(yè)數(shù)： | 16/96頁(yè) |
| 文件大小： | 1398K |
| 代理商： | BX80562X3210SLACU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
Quad-Core Intel Xeon Processor 3200 Series Datasheet
23
Electrical Specifications
Notes:
1.
VOS is measured overshoot voltage.
2.
TOS is measured time duration above VID.
2.5.4
Die Voltage Validation
Overshoot events on processor must meet the specifications in Table 2-5 when
measured across the VCC_SENSE and VSS_SENSE lands. Overshoot events that are
< 10 ns in duration may be ignored. These measurements of processor die level
overshoot must be taken with a bandwidth limited oscilloscope set to a greater than or
equal to 100 MHz bandwidth limit.
2.6
Signaling Specifications
Most processor Front Side Bus signals use Gunning Transceiver Logic (GTL+) signaling
technology. This technology provides improved noise margins and reduced ringing
through low voltage swings and controlled edge rates. Platforms implement a
termination voltage level for GTL+ signals defined as VTT. Because platforms implement
separate power planes for each processor (and chipset), separate VCC and VTT supplies
are necessary. This configuration allows for improved noise tolerance as processor
frequency increases. Speed enhancements to data and address busses have caused
signal integrity considerations and platform design methods to become even more
critical than with previous processor families.
The GTL+ inputs require a reference voltage (GTLREF) which is used by the receivers to
determine if a signal is a logical 0 or a logical 1. GTLREF must be generated on the
GTL+ signals are provided on the processor silicon and are terminated to VTT. Intel
chipsets will also provide on-die termination, thus eliminating the need to terminate the
bus on the motherboard for most GTL+ signals.
Figure 2-2. VCC Overshoot Example Waveform
Example Overshoot Waveform
0
5
10
15
20
25
Time [us]
Volta
g
e
[V]
VID - 0.000
VID + 0.050
VOS
TOS
TOS: Overshoot time above VID
VOS: Overshoot above VID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BX80616I5660SLBLV | 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156 |
| BXA10-48D15-S | DC to DC Converter |
| BXA10-48S05 | EMI FILTER INCLUDING ESD PROTECTION |
| BXA10-48S05-S | 8 line low capacitance EMI filter and ESD protection |
| BXA10-48S12 | 9-line IPAD", EMI filter and ESD protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80563E5310A | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310 |
| BX80563E5310ASL9XR | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310 |
| BX80563E5310P | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel???? Xeon???? Processor E5310 |
| BX80563X5355A S LAC4 | 制造商:Intel 功能描述:32BIT MPU BX80563X5355A 2.66G |
| BX80563X5355P S LAC4 | 制造商:Intel 功能描述:32BIT MPU BX80563X5355P 2.66G |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。