參數(shù)資料
型號: BR1570
英文描述: WarpLink Reference Design Platform
中文描述: WarpLink參考設計平臺
文件頁數(shù): 7/24頁
文件大?。?/td> 492K
代理商: BR1570
WarpLink Reference Design Platform
7
For More Information On This Product,
Go to: www.freescale.com
Backplane/Chassis Design Considerations
Before we discuss the details of the Motorola WarpLink backplane, it would be helpful to give an overview of the process and constraints
under which a backplane and chassis are designed. The design of the backplane must consider the design elements of the system as a
whole. The major parameters that shape a chassis/backplane system must be established early on in the design, once the intended market
is established. These include 1) the total power dissipated by the system, 2) the system logical architecture, 3) the approximate dimensions
of the chassis, and 4) the subsequent regulatory requirements for the intended market. One of the outcomes of coupling the system
architecture with the total power dissipation is the determination of the number of daughter card slots within the chassis dimension
limitations. Knowing the maximum power dissipation of the various types of daughter cards and the number desired in a system helps to
establish the constraints that limit the possible system configurations. At times, thermal constraints can directly impact the electrical
architecture of a system. This is especially true if the chassis is sized so that it places limits on the total power that can be dissipated.
A first pass formulation of a system takes place once a balance is reached between the requirements set by the system architecture
coupled with the intended market and the total power that can be dissipated within the chassis enclosure. The thermal analysis and
subsequent physical constraints on the slot pitch are required to determine the total number of daughter cards possible in the system.
Thus, the ability of a chassis to cool itself can limit the number and possibly the type of components used, including logic devices.
The design of the backplane begins in parallel to the thermal evaluation of the system, but is not set until the number of daughter card
slots and overall system configuration are established. Once the number of slots is determined, the next major step is the identification of
the type and number of signals per slot. A definition of the signaling needed in the WarpLink Reference Backplane was based on the
architecture defined by the Motorola design team. The general architecture of the WarpLink Reference Design Platform is discussed in the
Introduction
of this document.
WarpLink Backplane Physical Description
The physical configuration of the Motorola WarpLink backplane used in the reference system contains eight slots on a 1.6-inch card-to-card
pitch. The Motorola WarpLink Reference Design Platform was designed to suit both switch fabric and mesh architectures. The logical
configuration of the backplane defines slots 1 through 6 as pin-compatible Line Card slots, and slots 7 and 8 as pin-compatible Switch/Line
Card slots. When a switch fabric is inserted into slot 7, 8, or both, the system can function in either the fabric or mesh architecture. If a
Line Card is inserted into slot 7, 8, both, or neither, the system will operate in the mesh architecture. The ability of the WarpLink to do this
is due to the primary and redundant serial I/O characteristics of the device.
The signal allocations for each slot type are detailed below in Table 1.
Table 1. Signal Allocations
Signal Types
Slot 1 - 6
(Line Card)
Slot 7 - 8
(Switch/Line Card)
Signal Speed
Differential Gigabit Serial Links (Mesh/Fabric)
32 pairs
96 pairs
3.125 Gbd
Differential Clocks
2 pairs
8 pairs
156 MHz
Single-ended Address/Data/Control Busses
36 pins
36 pins
<50 MHz
The signal speed identification is critical to the design rules formulated for the layout of a gigabit backplane. For example, the addition of
unnecessary vias in the gigabit lines would adversely affect their signal transmission characteristics. Each via presents an impedance
discontinuity that will contribute to the distortion of the opening of the receiver input eye pattern. This can reduce available voltage
margins as well as time margins through an increase in signal jitter. Therefore, all differential routes of the WarpLink Reference Design
Platform backplane had vias placed only where absolutely needed - at the device pads and at the connectors (plated-through holes).
A number of issues were assessed in arriving at a final connector selection for the Motorola WarpLink backplane. The ERmet ZD high-
speed backplane connector was chosen for the gigabit nets for its high-frequency signal transmission characteristics and because it is side
stackable with a standard 2 mm hard metric connector. The ERmet 2 mm hard metric connector was selected for the slower speed
single-ended and differential clock nets.
F
Freescale Semiconductor, Inc.
n
.
相關PDF資料
PDF描述
BR200A TRANSISTOR | BJT | NPN | 50V V(BR)CEO | 20A I(C) | TO-210AC
BR200B TRANSISTOR | BJT | NPN | 50V V(BR)CEO | 20A I(C) | TO-210AC
BR201A TRANSISTOR | BJT | NPN | 75V V(BR)CEO | 20A I(C) | TO-210AC
BR201B TRANSISTOR | BJT | NPN | 75V V(BR)CEO | 20A I(C) | TO-210AC
BR211-140AMO SINGLE BIDIRECTIONAL BREAKOVER DIODE|157V V(BO) MAX|1A I(S)|SOD-84
相關代理商/技術參數(shù)
參數(shù)描述
BR158 功能描述:橋式整流器 15A 800V RoHS:否 制造商:Vishay 產(chǎn)品:Single Phase Bridge 峰值反向電壓:1000 V 最大 RMS 反向電壓: 正向連續(xù)電流:4.5 A 最大浪涌電流:450 A 正向電壓下降:1 V 最大反向漏泄電流:10 uA 功率耗散: 最大工作溫度:+ 150 C 長度:30.3 mm 寬度:4.1 mm 高度:20.3 mm 安裝風格:Through Hole 封裝 / 箱體:SIP-4 封裝:Tube
BR158L 制造商:GOOD-ARK 制造商全稱:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
BR158W 功能描述:橋式整流器 15A 800V Wire Lds RoHS:否 制造商:Vishay 產(chǎn)品:Single Phase Bridge 峰值反向電壓:1000 V 最大 RMS 反向電壓: 正向連續(xù)電流:4.5 A 最大浪涌電流:450 A 正向電壓下降:1 V 最大反向漏泄電流:10 uA 功率耗散: 最大工作溫度:+ 150 C 長度:30.3 mm 寬度:4.1 mm 高度:20.3 mm 安裝風格:Through Hole 封裝 / 箱體:SIP-4 封裝:Tube
BR15A 制造商:Cooper Wiring Devices 功能描述:
BR15A601 制造商:Veeder-Root Company 功能描述: