參數(shù)資料
型號: AK4673EG
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
中文描述: 立體聲編解碼器麥克風(fēng)/惠普- AMP及觸摸屏控制器
文件頁數(shù): 80/107頁
文件大?。?/td> 1171K
代理商: AK4673EG
[AK4673]
MS0670-E-00
2007/09
- 80 -
(1)-2. READ Operations
Set the R/W bit = “1” for the READ operation of the AK4673. After transmission of data, the master can read the next
address’s data by generating an acknowledge instead of terminating the write cycle after receiving of the first data word.
After receiving each data packet the internal 6-bit address counter is incremented by one, and the next data is
automatically taken into the next address. If the address exceeds 24H prior to generating a stop condition, the address
counter will “roll over” to 00H and the data of 00H will be read out.
The AK4673 supports two basic read operations: CURRENT ADDRESS READ and RANDOM ADDRESS READ.
(1)-2-1. CURRENT ADDRESS READ
The AK4673 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) were to address n, the next CURRENT READ operation would
access data from the address n+1. After receiving of the slave address with R/W bit set to “1”, the AK4673 generates an
acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal
address counter by 1. If the master does not generate an acknowledge to the data but instead generates a stop condition,
the AK4673 ceases transmission.
SDA
Slave
Address
S
S
R
A
A
M
A
Data(n+1)
M
A
Data(n+2)
Data(n+x)
M
N
P
S
Data(n)
M
A
M
A
Figure 81. CURRENT ADDRESS READ
(1)-2-2. RANDOM ADDRESS READ
The random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation. The master issues a start request, a
slave address (R/W bit = “0”) and then the register address to read. After the register address is acknowledged, the master
immediately reissues the start request and the slave address with the R/W bit set to “1”. The AK4673 then generates an
acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an
acknowledge to the data but instead generates a stop condition, the AK4673 ceases transmission.
SDA
Slave
Address
S
S
R
A
A
A
A
A
A
Data(n)
M
A
Data(n+x)
M
A
P
S
Sub
Address(n)
S
Slave
Address
R
S
Data(n+1)
M
A
M
N
Figure 82. RANDOM ADDRESS READ
相關(guān)PDF資料
PDF描述
AK4682 Multi-channel CODEC with 2Vrms Stereo Selector
AK4682EQ Multi-channel CODEC with 2Vrms Stereo Selector
AK4683_07 Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683EQ Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4675 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP
AK4675EG 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP
AK4682 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector
AK4682AEQ 功能描述:IC CODEC MULTI-CHANNEL 48LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1,000
AK4682EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector