- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4673EG (Asahi Kasei Microsystems Co.,Ltd) Stereo CODEC with MIC/HP-AMP and Touch Screen Controller PDF資料下載
參數(shù)資料
| 型號： | AK4673EG |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Stereo CODEC with MIC/HP-AMP and Touch Screen Controller |
| 中文描述： | 立體聲編解碼器麥克風(fēng)/惠普- AMP及觸摸屏控制器 |
| 文件頁數(shù)： | 102/107頁 |
| 文件大小： | 1171K |
| 代理商： | AK4673EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁
[AK4673]
MS0670-E-00
2007/09
- 102 -
■
Headphone-amp Output
FS3-0 bits
(Addr:05H, D5&D2-0)
DVL/R7-0 bits
(Addr:0AH&0DH, D7-0)
PMHPL/R bits
(Addr:01H, D5-4)
HPMTN bit
(Addr:01H, D6)
HPL/R pins
1,111
0,000
18H
28H
Normal Output
(1)
BST1-0 bits
(Addr:0EH, D3-2)
00
10
00
(3)
(5)
(12)
PMDAC bit
(Addr:00H, D2)
(6)
(11)
(7)
(9)
(8)
(10)
IVL/R7-0 bits
(Addr:09H&0CH, D7-0)
E1H
91H
(4)
PMMIN bit
(Addr:00H, D5)
DACH bit
(Addr:0FH, D0)
(2)
(13)
E xam ple :
P LL M aster M ode
S am pling Frequency: 44.1kH z
D V O LC bit = “1”(default)
D igital V olum e Level:
8dB
B ass B oost Level: M iddle
D e-em phases response: O F F
(1) A ddr:05H , D ata :27H
(5) A ddr:0A H & 0D H , D a ta 2 8H
(6) A ddr:00H , D ata 64H
P la yb ack
(3) A ddr:0E H , D ata 19 H
(9) A ddr:01H , D ata 39H
(10) A d dr:01H , D ata 0 9H
(7) A ddr:01H , D ata 39H
(8) A ddr:01H , D ata 79H
(11) A d dr:00H , D ata 4 0H
(12) A d dr:0E H , D a ta 0 0H
(4) A ddr:09H & 0C H , D ata 9 1H
(2) A ddr:0F H , D a ta 0 9H
(13) A d dr:0F H , D ata 08H
Figure 91. Headphone-Amp Output Sequence
<Example>
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1)
Set up a sampling frequency (FS3-0 bits). When the AK4673 is PLL mode, DAC and Headphone-Amp should
be powered-up in consideration of PLL lock time after a sampling frequency is changed.
(2)
Set up the path of “DAC
→
HP-Amp”: DACH bit = “0”
→
“1”
(3)
Set up the low frequency boost level (BST1-0 bits)
(4)
Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
(5)
Set up the output digital volume (Addr: 0AH and 0DH)
When DVOLC bit is “1” (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up,
the digital volume changes from default value (0dB) to the register setting value by the soft transition.
(6)
Power up DAC and MIN-Amp: PMDAC = PMMIN bits = “0”
→
“1”
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL
and PMADR bits are “0”. The initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the
initialization cycle, the DAC input digital data of both channels are internally forced to a 2's compliment, “0”.
The DAC output reflects the digital input data after the initialization cycle is complete. When PMADL or
PMADR bit is “1”, the DAC does not require an initialization cycle. When ALC bit is “1”, ALC is disable
(ALC gain is set by IVL/R7-0 bits) during an initialization cycle (1059/fs=24ms@fs=44.1kHz). After the
initialization cycle, ALC operation starts from the gain set by IVL/R7-0 bits.
(7)
Power up headphone-amp: PMHPL = PMHPR bits = “0”
→
“1”
Output voltage of headphone-amp is still VSS2.
(8)
Rise up the common voltage of headphone-amp: HPMTN bit = “0”
→
“1”
The rise time depends on HVDD and the capacitor value connected with the MUTET pin. When HVDD=3.3V
and the capacitor value is 1.0
μ
F, the time constant is
τ
r
= 100ms(typ), 250ms(max).
(9)
Fall down the common voltage of headphone-amp: HPMTN bit = “1”
→
“0”
The fall time depends on HVDD and the capacitor value connected with the MUTET pin. When HVDD=3.3V
and the capacitor value is 1.0
μ
F, the time constant is
τ
f
= 100ms(typ), 250ms(max).
If the power supply is powered-off or headphone-Amp is powered-down before the common voltage goes to
GND, the pop noise occurs. It takes twice of
τ
f
that the common voltage goes to GND.
(10)
Power down headphone-amp: PMHPL = PMHPR bits = “1”
→
“0”
(11)
Power down DAC and MIN-Amp: PMDAC = PMMIN bits = “1”
→
“0”
(12)
Off the bass boost: BST1-0 bits = “00”
(13)
Disable the path of “DAC
→
HP-Amp”: DACH bit = “1”
→
“0”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4682 | Multi-channel CODEC with 2Vrms Stereo Selector |
| AK4682EQ | Multi-channel CODEC with 2Vrms Stereo Selector |
| AK4683_07 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683EQ | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4675 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP |
| AK4675EG | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP |
| AK4682 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector |
| AK4682AEQ | 功能描述:IC CODEC MULTI-CHANNEL 48LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4682EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。