參數(shù)資料
型號(hào): AK4673EG
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類(lèi): Codec
英文描述: Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
中文描述: 立體聲編解碼器麥克風(fēng)/惠普- AMP及觸摸屏控制器
文件頁(yè)數(shù): 73/107頁(yè)
文件大小: 1171K
代理商: AK4673EG
[AK4673]
MS0670-E-00
2007/09
- 73 -
SCL
SDA
data line
stable;
data valid
change
of data
allowed
Figure 67 Bit Transfer on the I2C-Bus
[ACKNOWLEDGE]
ACKNOWLEDGE is a software convention used to indicate successful data transfers. The transmitting device will
release the SDA line (HIGH) after transmitting eight bits. The receiver must pull down the SDA line during the
acknowledge clock pulse so that that it remains stable “L” during “H” period of this clock pulse. The AK4673 will
generates an acknowledge after each byte is received.
In the read mode, the slave, AK4673 will transmit eight bits of data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no STOP condition is generated by the master, the slave will continue to
transmitting the data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the
STOP condition.
SCL FROM
MASTER
acknowledge
DATA
OUTPUT BY
TRANSMITTER
DATA
OUTPUT BY
RECEIVER
1
9
8
START
CONDITION
not acknowledge
clock pulse for
acknowledgement
S
2
Figure 68 Acknowledge
A)
TSC Control
[Address Byte]
The sequence of writing data is shown
Figure 71
. The address byte, which includes seven bits of slave address and one bit
of R/W bit, is sent after the START condition. If the transmitted slave address matches an address for one of the device,
the receiver which was addressed pulls down the SDA line (acknowledge).
The most significant six bits of the slave address are fixed as “100100”. The next one bit is CADT (device address bit).
This bit identifies the specific device on the bus. The hard-wired input pin (CADT pin) sets CADT bit. The eighth bit
(LSB) of the address byte (R/W bit) defines whether the master requests a write or read operation. A “1” indicates that the
read operation is to be executed. A “0” indicates that the write operation is to be executed.
1
0
0
1
0
0
CADT
R/W
(CADT should match with CADT pins)
Figure 69 Address Byte
相關(guān)PDF資料
PDF描述
AK4682 Multi-channel CODEC with 2Vrms Stereo Selector
AK4682EQ Multi-channel CODEC with 2Vrms Stereo Selector
AK4683_07 Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683EQ Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4675 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP
AK4675EG 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP
AK4682 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector
AK4682AEQ 功能描述:IC CODEC MULTI-CHANNEL 48LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 標(biāo)準(zhǔn)包裝:1,000
AK4682EQ 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with 2Vrms Stereo Selector