- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4516AVF (Asahi Kasei Microsystems Co.,Ltd) 3V 16BIT ADC&DAC WITH BUILT-IN PGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4516AVF |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 3V 16BIT ADC&DAC WITH BUILT-IN PGA |
| 中文描述： | 3V的16位ADC |
| 文件頁數(shù)： | 27/39頁 |
| 文件大?。?/td> | 355K |
| 代理商： | AK4516AVF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
ASAHI KASEI
[AK4516A]
M0026-E-00
1998/08
- 27 -
Overflow Status
Addr Register Name
08H Overflow Status
D7
D6
D5
D4
D3
D2
LOF2
RD
0
D1
LOF1
RD
0
D0
LOF0
RD
0
ZFIPR
RD
0
ZFIPL
RD
0
ROF2
RD
0
ROF1
RD
0
ROF0
RD
0
R/W
RESET
ZFIPR: Rch IPGA zero crossing detection flag.
ZFIPL: Lch IPGA zero crossing detection flag.
At writing operation by uP when ZENM is "1", this flag becomes "0" if IPGA value is set
independently for L/R. When each channel does zero crossing or timeout, and then IPGA of
each channel is changed, the flag of each channel becomes "1".
When writing to the same channel is done again under zero crossing waiting before this flag
becomes "1", the timeout counter is not reset. Therefore then, zero crossing timeout period
becomes shorter for the new writing. But if writing is done to the channel which the flag is "1"
when the flag of either Lch or Rch is "0", the timeout counter is reset. In this case, zero
crossing timeout counter restarts from the last writing.
When ZEIP is "0", ZFIPL/ZFIPR always become "1". ZFIPL/ZFIPR always become "1" during
semi-auto mode operation (LMTE="1", RCVE="0") and full-auto mode operation
(LMTE=RCVE="1").
ZFIPR/ZFIRL is "0" during initializing operation after exiting power-down by
PD
pin.
The completion of the initializing operation can be recognized by confirming these flags are
"1".
These bits are reset on the following any conditions.
PD
pin="L"
In case of PM0="0", these flag become "1".
ROF2-0: Overflow Flag of Rch
Overflow flag includes 3 bit. Max value of the overflow is held. These bits are reset to
(0, 0, 0) by reading by uP
These bits are reset on the following any conditions.
PD
pin="L"
PM1="0"
ROF2
0
0
0
0
1
1
1
ROF1
0
0
1
1
0
0
1
ROF0
0
1
0
1
0
1
0
Threshold
<
-12.04dB
-12.04dB
≤
-8.52dB
≤
-6.02dB
≤
-4.08dB
≤
-1.80dB
≤
-0.00dB
≤
Table 7 . Overflow Flag of Rch
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4522 | 20BIT STEREO ADC & DAC |
| AK4522VF | 20BIT STEREO ADC & DAC |
| AK4523 | 20BIT STEREO ADC & DAC |
| AK4523VF | 20BIT STEREO ADC & DAC |
| AK4524 | 24BIT 96KHZ AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4516AVFP-E1 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4520 | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 20Bit Stereo ADC & DAC |
| AK4520A | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.B FOR AK4520A |
| AK4520A-VF | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 20Bit Stereo ADC & DAC |
| AK4522 | 制造商:AKM 制造商全稱:AKM 功能描述:20Bit Stereo ΔΣ ADC & DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。