- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4371 (Asahi Kasei Microsystems Co.,Ltd) DAC with built-in PLL & HP-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4371 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | DAC with built-in PLL & HP-AMP |
| 中文描述： | DAC，帶有內(nèi)置的鎖相環(huán) |
| 文件頁數(shù)： | 45/62頁 |
| 文件大?。?/td> | 842K |
| 代理商： | AK4371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
[AK4371]
MS0596-E-00
2007/04
- 45 -
(2) I
2
C-bus Control Mode (I2C pin = “H”)
The AK4371 supports fast-mode I
2
C-bus (max: 400kHz, Version 1.0).
(2)-1. WRITE Operations
Figure 36 shows the data transfer sequence for the I
2
C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 42). After the
START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit
(R/W). The most significant six bits of the slave address are fixed as “001000”. The next bit is CAD0 (device address bit).
This bit identifies the specific device on the bus. The hard-wired input pin (CAD0 pin) sets this device address bit (Figure
37). If the slave address matches that of the AK4371, the AK4371 generates an acknowledgement and the operation is
executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the
acknowledge clock pulse (Figure 43). A R/W bit value of “1” indicates that the read operation is to be executed. A “0”
indicates that the write operation is to be executed.
The second byte consists of the control register address of the AK4371. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 38). The data after the second byte contains control data. The format is MSB
first, 8bits (Figure 39). The AK4371 generates an acknowledgement after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 42).
The AK4371 can perform more than one byte write operation per sequence. After receiving the third byte the AK4371
generates an acknowledgement and awaits the next data. The master can transmit more than one byte instead of
terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal 5-bit
address counter is incremented by one, and the next data is automatically taken into the next address. If the address
exceeds 13H prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data will
be overwritten.
The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW(Figure 44) except for the START and STOP
conditions.
SDA
Slave
Address
S
S
T
A
R
T
R/W="0"
A
C
K
Sub
Address(n)
A
C
K
Data(n)
A
C
K
Data(n+1)
A
C
K
A
C
K
Data(n+x)
A
C
K
P
S
T
O
P
Figure 36. Data Transfer Sequence at the I
2
C-Bus Mode
0
0
1
0
0
0
CAD0
R/W
(CAD0 should match with CAD0 pin)
Figure 37. The First Byte
0
0
0
A4
A3
A2
A1
A0
Figure 38. The Second Byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 39. Byte Structure after the second byte
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4371VN | DAC with built-in PLL & HP-AMP |
| AK4380 | 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉(zhuǎn)換器) |
| AK4380VT | 100dB 24BIT 96kHz 2CH DAC |
| AK4382A | 112dB 192kHz 24-Bit 2ch DAC |
| AK4382 | 112dB 192kHz 24-BIT SCH DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4371VN | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372 | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372ECB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372VCB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4373 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power Stereo DAC with HP/SPK-Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。