- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7344BSTZ (ANALOG DEVICES INC) Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7344BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| 中文描述： | SERIAL INPUT LOADING, 14-BIT DAC, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 28/88頁 |
| 文件大小： | 1078K |
| 代理商： | ADV7344BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7344
Table 15. Register 0x01 to Register 0x09
SR7 to
SR0
Register
0x01
Mode Select
Register
Rev. 0 | Page 28 of 88
Bit Description
Reserved.
DDR Clock Edge Alignment.
Note: Only used for ED
1
and
HD DDR modes.
Bit Number
5
4
Register Setting
Chroma clocked in on rising clock edge;
luma clocked in on falling clock edge.
Reserved.
Reserved.
Luma clocked in on rising clock edge;
chroma clocked in on falling clock edge.
SD input only.
ED/HD-SDR input only.
ED/HD-DDR input only.
SD and ED/HD-SDR.
SD and ED/HD-DDR.
Reserved.
Reserved.
ED only (at 54 MHz).
Allows data to be applied to data ports in
various configurations (SD feature only).
Reset
Value
0x00
7
6
3
2
0
1
0
0
0
0
1
1
1
0
1
Reserved.
Input Mode.
Note: See Reg. 0x30, Bits[7:3]
for ED/HD format selection.
0
1
0
0
0
0
1
1
1
1
0
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
0
Y/C/S Bus Swap.
Reserved.
Test Pattern Black Bar.
2
0 must be written to these bits.
Disabled.
Enabled.
Disable manual RGB matrix adjust.
Enable manual RGB matrix adjust.
No sync.
Sync on all RGB outputs.
RGB component outputs.
YPrPb component outputs.
No sync output.
Output SD syncs on S_HSYNC and
S_VSYNC pins.
No sync output.
Output ED/HD syncs on S_HSYNC and
S_VSYNC pins.
LSBs for GY.
0x20
Manual RGB Matrix Adjust.
Sync on RGB.
RGB/YPrPb Output Select.
SD Sync Output Enable.
0
1
0x02
Mode
Register 0
ED/HD Sync Output Enable.
0x03
ED/HD CSC
Matrix 0
ED/HD CSC
Matrix 1
x
x
0x03
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
LSBs for RV.
LSBs for BU.
LSBs for GV.
LSBs for GU.
Bits[9:2 ] for GY.
0xF0
0x04
0x05
ED/HD CSC
Matrix 2
ED/HD CSC
Matrix 3
ED/HD CSC
Matrix 4
ED/HD CSC
Matrix 5
ED/HD CSC
Matrix 6
0x4E
0x06
x
x
x
x
x
x
x
x
Bits[9:2] for GU.
0x0E
0x07
x
x
x
x
x
x
x
x
Bits[9:2] for GV.
0x24
0x08
x
x
x
x
x
x
x
x
Bits[9:2] for BU.
0x92
0x09
x
x
x
x
x
x
x
x
Bits[9:2] for RV.
0x7C
1
ED = enhanced definition = 525p and 625p.
2
Subaddress 0x31, Bit 2 must also be enabled (ED/HD). Subaddress 0x84, Bit 6 must also be enabled (SD).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7390 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ-REEL | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73506801 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625610 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625613 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625616 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。