參數(shù)資料
型號: ADSP-TS203SABPZ050
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind
中文描述: 32-BIT, 125 MHz, OTHER DSP, PBGA576
封裝: 25 X 25 MM, MS-034, BGA-576
文件頁數(shù): 10/48頁
文件大?。?/td> 2017K
代理商: ADSP-TS203SABPZ050
Rev. C
|
Page 18 of 48
|
December 2006
ADSP-TS203S
Table 13. Impedance Control Selection
CONTROLIMP1-0
Driver Mode
00 (recommended)
Normal
01
Reserved
10 (default)
A/D Mode
11
Reserved
Table 14. Drive Strength/Output Impedance Selection
DS2–0
Pins
Drive
Strength
1
Output
Impedance
2
000
Strength 0 (11.1%)
26
Ω
001
Strength 1 (23.8%)
32
Ω
010
Strength 2 (36.5%)
40
Ω
011
Strength 3 (49.2%)
50
Ω
100
Strength 4 (61.9%)
62
Ω
101 (default)
Strength 5 (74.6%)
70
Ω
110
Strength 6 (87.3%)
96
Ω
111
Strength 7 (100%)
120
Ω
1 CONTROLIMP1 = 0, A/D mode disabled.
2 CONTROLIMP1 = 1, A/D mode enabled.
Table 15. Pin Definitions—Power, Ground, and Reference
Signal
Type
Term
Description
VDD
Pna
VDD pins for internal logic.
VDD_A
Pna
VDD pins for analog circuits. Pay critical attention to bypassing this supply.
VDD_IO
Pna
VDD pins for I/O buffers.
VDD_DRAM
Pna
VDD pins for internal DRAM.
VREF
I
na
Reference voltage defines the trip point for all input buffers, except SCLK, RST_IN,
POR_IN, IRQ3–0, FLAG3–0, DMAR3–0, ID2–0, CONTROLIMP1–0, LxDATO3–0P/N,
LxCLKOUTP/N, LxDATI3–0P/N, LxCLKINP/N, TCK, TDI, TMS, and TRST. VREF can be
connected to a power supply or set by a voltage divider circuit as shown in Figure 6.
SCLK_VREF
I
na
System Clock Reference. Connect this pin to a reference voltage as shown in Figure 7.
VSS
Gna
Ground pins.
NC
nc
No Connect. Do not connect these pins to anything (not to any supply, signal, or each
other). These pins are reserved and must be left unconnected.
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5k
Ω; pu = internal pull-up 5 kΩ; pd_0 = internal pull-down 5 kΩ on DSP ID = 0; pu_0 = internal pull-up 5 kΩ on DSP ID = 0; pu_od_0 = internal
pull-up 500
Ω on DSP ID = 0; pd_m = internal pull-down 5 kΩ on DSP bus master; pu_m = internal pull-up 5 kΩ on DSP bus master; pu_ad
= internal pull-up 40 k
Ω. For more pull-down and pull-up information, see Electrical Characteristics on Page 21.
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
Ω to VSS; epu = external pull-up approx-
imately 5 k
Ω to VDD_IO, nc = not connected; na = not applicable (always used); VDD_IO = connect directly to VDD_IO; VSS = connect directly to VSS
相關(guān)PDF資料
PDF描述
ADSQ-1410-EX-C 4-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, DMA66
ADT-2734-MM-35M-02 MALE-MALE, RF STRAIGHT ADAPTER, PLUG
ADT-2744-MM-HNO-02 MALE-MALE, RF STRAIGHT ADAPTER, PLUG
ADT-2779-TF-SMF-00 PANEL MOUNT, FEMALE, RF STRAIGHT ADAPTER
ADT-2802-7M-HNF-02 MALE-FEMALE, RF STRAIGHT ADAPTER, JACK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS203SBBPZ050 制造商:Analog Devices 功能描述:DSP - Bulk
ADSQ-1410 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410-C 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410-EX-C 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410S 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 0 to 70C 66-pin DIP Quad 14-Bit, 10MPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32