參數(shù)資料
型號(hào)： ADS6224IRGZ25
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48
封裝： 7 X 7 MM, GREEN, PLASTIC, VQFN-48
文件頁(yè)數(shù)： 54/73頁(yè)
文件大?。?/td> 3182K
代理商： ADS6224IRGZ25
www.ti.com
OUTPUT BIT ORDER
MSB/LSB FIRST
OUTPUT DATA FORMATS
LVDS CURRENT CONTROL
LVDS INTERNAL TERMINATION
SLAS543A – MAY 2007 – REVISED SEPTEMBER 2007
In the 2-wire interface, three types of bit order are supported - byte-wise, bit-wise and word-wise.
Byte-wise: Each sample is split across the 2 wires. Wires DA0 and DB0 carry the 6 LSB bits D5-D0 and wires
DA1 and DB1 carry the 6 MSB bits.
Bit-wise: Each sample is split across the 2 wires. Wires DA0 and DB0 carry the 6 even bits (D0,D2,D4..) and
wires DA1 and DB1 carry the 6 odd bits (D1,D3,D5...).
Word-wise: In this case, all bits of every sample are sent over a single wire. Successive samples are sent over
the 2 wires. For example sample N is sent on wires DA0 and DB0, while sample N+1 is sent over wires DA1 and
DB1. The frame clock frequency is 0.5x sampling frequency, with the rising edge aligned with the start of each
word.
By default after reset, the ADC data is output serially with the MSB first (D11,D10,...D1,D0). The data can be
output LSB first also by programming the register bit <MSB_LSB_First>. In the 2-wire mode, the bit order in
each wire is flipped in the LSB first mode.
Two output data formats are supported – 2s complement (default after reset) and offset binary. They can be
selected using the serial interface register bit <DF>. In the event of an input voltage overdrive, the digital outputs
go to the appropriate full-scale level. For a positive overdrive, the output code is 0xFFF in offset binary output
format, and 0x7FF in 2s complement output format. For a negative input overdrive, the output code is 0x000 in
offset binary output format and 0x800 in 2s complement output format.
The default LVDS buffer current is 3.5 mA. With an external 100-
termination resistance, this develops
±350-mV logic levels at the receiver. The LVDS buffer currents can also be programmed to 2.5 mA, 3.0 mA and
4.5 mA using the register bits <LVDS CURR>. In addition, there exists a current double mode, where the LVDS
nominal current is doubled (register bits <CURR DOUBLE>, Table 20).
An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially
terminated inside the device. Five termination resistances are available – 166, 200, 250, 333, and 500
(nominal with ±20% variation). Any combination of these terminations can be programmed; the effective
termination will be the parallel combination of the selected resistances. The terminations can be programmed
separately for the clock and data buffers (bits <TERM CLK> and <TERM DATA>, Table 21).
The internal termination helps to absorb any reflections from the receiver end, improving the signal integrity. This
makes it possible to drive up to 10 pF of load capacitance, compared to only 5 pF without the internal
termination.Figure 95 and Figure 96 show the eye diagram with 5 pF and 10 pF load capacitors (connected from
each output pin to ground).
With 100-
internal and 100- external termination, the voltage swing at the receiver end will be halved
(compared to no internal termination). The voltage swing can be restored by using the LVDS current double
mode (bits <CURR DOUBLE>, Table 20).
58
Copyright 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS6225 ADS6224 ADS6223 ADS6222
相關(guān)PDF資料
PDF描述
ADS7812PB 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP16
ADS7945SRTER 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16
ADS7945SRTET 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16
ADS7953SBRHBT 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32
ADS7953SRHBT 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS6224IRGZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZT 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZTG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6225 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*