參數(shù)資料
型號: ADS6224IRGZ25
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48
封裝: 7 X 7 MM, GREEN, PLASTIC, VQFN-48
文件頁數(shù): 5/73頁
文件大?。?/td> 3182K
代理商: ADS6224IRGZ25
www.ti.com
(3/8) AVDD
ToParallelPin
3R
AVDD
GND
3R
2R
(5/8) AVDD
DESCRIPTION OF PARALLEL PINS
SLAS543A – MAY 2007 – REVISED SEPTEMBER 2007
Table 4. Priority Between Parallel Pins and Serial Registers
PIN
FUNCTIONS SUPPORTED
PRIORITY
CFG1 to
As described in Table 9 to
Register bits can control the modes ONLY if the <OVRD> bit is high. If the <OVRD> bit is
CFG4
LOW, then the control voltage on these parallel pins determines the function as per Tables
D0 Bit of register 0x00 controls Power down global ONLY if PDN pin is LOW. If PDN is high,
PDN
Global power down
device is in global power down mode.
Coarse Gain setting is controlled by bit D5 of register 0x0D ONLY if the <OVRD> bit is high.
Else, it is in default register setting of 0 dB COARSE GAIN.
SEN
Serial Interface Enable
Internal/external reference setting is determined by bit D6 of register 0x00.
D7, D6, D5 Bits of register 0x0A control the sync and deskew output patterns.
SCLK,
Serial Interface Clock and
SDATA
Serial Interface Data pins
Power down is determined by bit D0 of 0x00 register.
Figure 3. Simple Scheme to Configure Parallel Pins
Table 5. SCLK, SDATA Control Pins
SCLK
SDATA
DESCRIPTION
LOW
NORMAL conversion.
SYNC – ADC Outputs sync pattern on all channels. This pattern can be used by the receiver to align the
LOW
HIGH
deserialized data to the frame boundary. See Capture Test Patterns for details.
POWER DOWN – Global power down, all channels of the ADC are powered down, including internal references,
HIGH
LOW
PLL and output buffers.
DESKEW – ADC outputs deskew pattern on all channels. This pattern can be used by the receiver to ensure
HIGH
deserializer uses the right clock edge. See Capture Test Patterns for details.
Table 6. SEN Control Pin
SEN
DESCRIPTION
0
External reference and 0 dB coarse gain (full-scale = 2 Vpp)
(3/8)LVDD
External reference and 3.5 dB coarse gain (full-scale = 1.34 Vpp)
(5/8)LVDD
Internal reference and 3.5 dB coarse gain (full-scale = 1.34 Vpp)
LVDD
Internal reference and 0 dB coarse gain (full-scale = 2 Vpp)
Copyright 2007, Texas Instruments Incorporated
13
Product Folder Link(s): ADS6225 ADS6224 ADS6223 ADS6222
相關PDF資料
PDF描述
ADS7812PB 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP16
ADS7945SRTER 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16
ADS7945SRTET 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16
ADS7953SBRHBT 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32
ADS7953SRHBT 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32
相關代理商/技術參數(shù)
參數(shù)描述
ADS6224IRGZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZT 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6224IRGZTG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6225 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE