- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223307 > ADE7878ACPZ (ANALOG DEVICES INC) Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind PDF資料下載
參數(shù)資料
| 型號： | ADE7878ACPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, MO-220WJJD, LFCSP-40 |
| 文件頁數(shù)： | 65/96頁 |
| 文件大小： | 1096K |
| 代理商： | ADE7878ACPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADE7854/ADE7858/ADE7868/ADE7878
Rev. E | Page 68 of 96
SPI-Compatible Interface
The SPI of the ADE7854/ADE7858/ADE7868/ADE7878 is
always a slave of the communication and consists of four pins
(with dual functions): SCLK/SCL, MOSI/SDA, MISO/HSD, and
SS/HSA. The functions used in the SPI-compatible interface are
SCLK, MOSI, MISO, and SS. The serial clock for a data transfer
is applied at the SCLK logic input. This logic input has a Schmitt
trigger input structure that allows the use of slow rising (and
falling) clock edges. All data transfer operations synchronize
to the serial clock. Data shifts into the ADE78xx at the MOSI
logic input on the falling edge of SCLK and the ADE78xx
samples it on the rising edge of SCLK. Data shifts out of the
ADE7854/ ADE7858/ADE7868/ADE7878 at the MISO logic
output on a falling edge of SCLK and can be sampled by the
master device on the raising edge of SCLK. The most significant
bit of the word is shifted in and out first. The maximum serial
clock frequency supported by this interface is 2.5 MHz. MISO
stays in high impedance when no data is transmitted from the
ADE7854/ADE7858/ADE7868/ADE7878. See
for
details of the connection between the ADE78xx SPI and a
master device containing an SPI interface.
The SS logic input is the chip select input. This input is used
when multiple devices share the serial bus. Drive the SS input
low for the entire data transfer operation. Bringing SS high
during a data transfer operation aborts the transfer and places
the serial bus in a high impedance state. A new transfer can
then be initiated by returning the SS logic input to low. However,
because aborting a data transfer before completion leaves the
accessed register in a state that cannot be guaranteed, every
time a register is written, its value should be verified by reading
it back. The protocol is similar to the protocol used in I2C
interface.
MOSI/SDA
MISO/HSD
SCLK/SCL
ADE78xx
MOSI
MISO
SCK
SPI DEVICE
SS/HSA
SS
08
51
0-
0
61
Figure 83. Connecting ADE78xx SPI with an SPI Device
SPI Read Operation
The read operation using the SPI interface of the ADE7854/
ADE7858/ADE7868/ADE7878 initiate when the master sets the
SS/HSA pin low and begins sending one byte, representing the
address of the ADE7854/ADE7858/ADE7868/ADE7878, on the
MOSI line. The master sets data on the MOSI line starting with
the first high-to-low transition of SCLK. The SPI of the ADE78xx
samples data on the low-to-high transitions of SCLK. The most
significant seven bits of the address byte can have any value, but
as a good programming practice, they should be different from
0111000b, the seven bits used in the I2C protocol. Bit 0 (read/write)
of the address byte must be 1 for a read operation. Next, the
master sends the 16-bit address of the register that is read. After
the ADE78xx receives the last bit of address of the register on a
low-to-high transition of SCLK, it begins to transmit its contents
on the MISO line when the next SCLK high-to-low transition
occurs; thus, the master can sample the data on a low-to-high
SCLK transition. After the master receives the last bit, it sets the
SS and SCLK lines high and the communication ends. The data
lines, MOSI and MISO, go into a high impedance state. See
for details of the SPI read operation.
1
0
15 14
SCLK
MOSI
MISO
10
31 30
1 0
0
00
0 0 0
REGISTER VALUE
REGISTER ADDRESS
SS
08510-
062
Figure 84. SPI Read Operation of a 32-Bit Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADE7878ACPZ-RL | Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind |
| ADG529FTQ | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP18 |
| ADJ24006 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.042A (COIL), 6VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24012 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.021A (COIL), 12VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24024 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.01A (COIL), 24VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7878ACPZ | 制造商:Analog Devices 功能描述:IC MULTIFUNCTION ENERGY METERING LFCSP40 |
| ADE7878ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。