參數(shù)資料
型號: ADAV4601BSTZ
廠商: Analog Devices Inc
文件頁數(shù): 47/60頁
文件大?。?/td> 0K
描述: IC AUDIO CODEC PROCESSOR 80-LQFP
標準包裝: 1
系列: SigmaDSP®
類型: 音頻處理器
應用: TV
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應商設備封裝: 80-LQFP(14x14)
包裝: 托盤
ADAV4601
Rev. B | Page 51 of 60
Address 0x0007 Digital Power Management Register (Default: 0x0000)
Table 49.
Bit No.
Bit Name
Description
Default
Bits[15:8]
Reserved
Always write as 0 if writing to this register.
00000000
Bit[7]
PWM
Powers on the PWM channels.
0
1b = block powered up
0b = block powered down
Bit[6]
S/PDIF TX
Powers on the S/PDIF transmitter.
0
1b = block powered up
0b = block powered down
Bit[5]
Reserved
Always write as 0 if writing to this register.
0
Bit[4]
SRC2
Powers on SRC2.
0
1b = block powered up
0b = block powered down
Bit[3]
SRC1
Powers on SRC1.
0
1b = block powered up
0b = block powered down
Bit[2]
Reserved
Always write as 0 if writing to this register.
0
Bit[1]
ADC/DAC engine
Powers on the ADC/DAC engine.
0
1b = block powered up
0b = block powered down
Bit[0]
Audio processor
Powers on the audio processor core.
0
1b = block powered up
0b = block powered down
Address 0x0009 SPDIF Transmitter Control Register (Default: 0x0000)
Table 50.
Bit No.
Bit Name
Description
Default
Bits[15:8]
Reserved
Always write as 0 if writing to this register.
00000000
Bits[14:12]
SPDIF output select
Selects the source for the SPDIF output.
000
000b = output internally generated SPDIF
001b = output SPDIF_IN2
010b = output SPDIF_IN1
011b = output SPDIF_IN0
100b = output SPDIF_IN3
101b = output SPDIF_IN4
110b = output SPDIF_IN5
111b = output SPDIF_IN6
Bit[11]
SPDIF disable
Enables or disables the SPDIF transmitter.
0
0b = enabled
1b = disabled
Bit[10]
PRE edge
Sets the edge to be used for the preamble.
0
0b = rising edge
1b = falling edge
Bit[9]
Validity polarity
Used to indicate to the receiver if the data in the transmitted stream is valid audio data.
0
0b = valid data sent
1b = invalid data sent
Bit[8]
Copy flag
Used to indicate to the receiver if the data is copyright material.
0
0b = copyright
1b = not copyright
Bits[7:0]
Channel status
Used to specify the type of equipment in use; not applicable when the SPDIF Mux Bits[14:12]
are set to anything other than 000b.
00000000
相關PDF資料
PDF描述
ADAV4622BSTZ IC AUD PRO ATV/SIF DECODE 80LQFP
ADCLK846BCPZ-REEL7 IC CLK BUFFER 1:6 1.2GHZ 24LFCSP
ADCLK854BCPZ IC CLOCK BUFFER MUX 2:12 48LFCSP
ADCLK907BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK914BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV4622 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Processor for Advanced TV with Sound IF Demodulator and Stereo Decoder
ADAV4622BSTZ 功能描述:IC AUD PRO ATV/SIF DECODE 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAV4-KIT-1 制造商:Wiebetech 功能描述:Combo Dock Kit #1 for Weibetech Ultradock Series
ADAV801 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV801AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk