Residual Phase Noise @ 100.3 MHz (f
參數(shù)資料
型號(hào): AD9959/PCBZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 41/44頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9959
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計(jì)資源: Phase Coherent FSK Modulator (CN0186)
AD9958/59 Eval Brd Schematics
AD9958/59 Eval Brd Gerber Files
AD9959 Eval Brd BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),直接數(shù)字合成(DDS)
嵌入式:
已用 IC / 零件: AD9959
主要屬性: 10 位數(shù)模轉(zhuǎn)換器,32 位調(diào)節(jié)字寬
次要屬性: 4 通道
已供物品: 板,線(xiàn)纜,軟件
其它名稱(chēng): AD9959/PCB
AD9959/PCB-ND
Q2548077
AD9959
Rev. B | Page 6 of 44
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Residual Phase Noise @ 100.3 MHz (fOUT)
with REFCLK Multiplier Enabled 5×
@ 1 kHz Offset
120
dBc/Hz
@ 10 kHz Offset
130
dBc/Hz
@ 100 kHz Offset
135
dBc/Hz
@ 1 MHz Offset
129
dBc/Hz
Residual Phase Noise @ 15.1 MHz (fOUT)
with REFCLK Multiplier Enabled 20×
@ 1 kHz Offset
127
dBc/Hz
@ 10 kHz Offset
136
dBc/Hz
@ 100 kHz Offset
139
dBc/Hz
@ 1 MHz Offset
138
dBc/Hz
Residual Phase Noise @ 40.1 MHz (fOUT)
with REFCLK Multiplier Enabled 20×
@ 1 kHz Offset
117
dBc/Hz
@ 10 kHz Offset
128
dBc/Hz
@ 100 kHz Offset
132
dBc/Hz
@ 1 MHz Offset
130
dBc/Hz
Residual Phase Noise @ 75.1 MHz (fOUT)
with REFCLK Multiplier Enabled 20×
@ 1 kHz Offset
110
dBc/Hz
@ 10 kHz Offset
121
dBc/Hz
@ 100 kHz Offset
125
dBc/Hz
@ 1 MHz Offset
123
dBc/Hz
Residual Phase Noise @ 100.3 MHz (fOUT)
with REFCLK Multiplier Enabled 20×
@ 1 kHz Offset
107
dBc/Hz
@ 10 kHz Offset
119
dBc/Hz
@ 100 kHz Offset
121
dBc/Hz
@ 1 MHz Offset
119
dBc/Hz
SERIAL PORT TIMING CHARACTERISTICS
Maximum Frequency Serial Clock (SCLK)
200
MHz
Minimum SCLK Pulse Width Low (tPWL)
1.6
ns
Minimum SCLK Pulse Width High (tPWH)
2.2
ns
Minimum Data Setup Time (tDS)
2.2
ns
Minimum Data Hold Time
0
ns
Minimum CS Setup Time (tPRE)
1.0
ns
Minimum Data Valid Time for Read Operation
12
ns
MISCELLANEOUS TIMING CHARACTERISTICS
MASTER_RESET Minimum Pulse Width
1
Min pulse width = 1 sync clock period
I/O_UPDATE Minimum Pulse Width
1
Min pulse width = 1 sync clock period
Minimum Setup Time (I/O_UPDATE to SYNC_CLK)
4.8
ns
Rising edge to rising edge
Minimum Hold Time (I/O_UPDATE to SYNC_CLK)
0
ns
Rising edge to rising edge
Minimum Setup Time (Profile Inputs to SYNC_CLK)
5.4
ns
Minimum Hold Time (Profile Inputs to SYNC_CLK)
0
ns
Minimum Setup Time (SDIO Inputs to SYNC_CLK)
2.5
ns
Minimum Hold Time (SDIO Inputs to SYNC_CLK)
0
ns
Propagation Time Between REF_CLK and SYNC_CLK
2.25
3.5
5.5
ns
Profile Pin Toggle Rate
2
Sync
clocks
CMOS LOGIC INPUTS
VIH
2.0
V
VIL
0.8
V
Logic 1 Current
3
12
μA
Logic 0 Current
12
μA
Input Capacitance
2
pF
相關(guān)PDF資料
PDF描述
ECM12DTKT-S288 CONN EDGECARD 24POS .156 EXTEND
ATWEBDVK-02RC KIT DEV TCP/IP AT89C51RD2 REMOTE
KSZ8862-10FL-EVAL BOARD EVALUATION KSZ8862-10FL
ITCSN-0800-25-U HEATSHRINK ITCSN 4/5" X 25'
ECM15DCTT-S288 CONN EDGECARD 30POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD995PCBZ 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
AD9960BSTZ 功能描述:RFID應(yīng)答器 MxFE for RFID Reader Transceiver RoHS:否 制造商:Murata 存儲(chǔ)容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
AD9960BSTZRL 功能描述:IC MXFE FOR RFID READER/TXRX RoHS:是 類(lèi)別:RF/IF 和 RFID >> RFID IC 系列:AD9960B 其它有關(guān)文件:CR14 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- RF 型:收發(fā)器 頻率:13.56MHz 特點(diǎn):ISO14443-B 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SO 包裝:Digi-Reel® 其它名稱(chēng):497-5719-6
AD9960XSTZ 制造商:Analog Devices 功能描述:SINGLE-SUPPLY CABLE MODEM/SET-TOP BOX MIXED-SIGNAL FRONT END - Trays
AD9961 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10-/12-Bit, Low Power, Broadband MxFE