參數(shù)資料
型號: AD9959/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 15/44頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9959
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計資源: Phase Coherent FSK Modulator (CN0186)
AD9958/59 Eval Brd Schematics
AD9958/59 Eval Brd Gerber Files
AD9959 Eval Brd BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,直接數(shù)字合成(DDS)
嵌入式:
已用 IC / 零件: AD9959
主要屬性: 10 位數(shù)模轉(zhuǎn)換器,32 位調(diào)節(jié)字寬
次要屬性: 4 通道
已供物品: 板,線纜,軟件
其它名稱: AD9959/PCB
AD9959/PCB-ND
Q2548077
AD9959
Rev. B | Page 22 of 44
In modulation mode, the amplitude frequency phase (AFP)
select bits (CFR[23:22]) and modulation level bits (FR1[9:8])
are programmed to configure the modulation type and level
(see Table 6 and Table 7). Note that the linear sweep enable bit
must be set to Logic 0 in direct modulation mode.
Table 6. Modulation Type Configuration
AFP Select
(CFR[23:22])
Linear Sweep Enable
(CFR[14])
Description
00
X
Modulation disabled
01
0
Amplitude modulation
10
0
Frequency modulation
11
0
Phase modulation
Table 7. Modulation Level Selection
Modulation Level (FR1[9:8])
Description
00
Two-level modulation
01
Four-level modulation
10
Eight-level modulation
11
16-level modulation
When modulating, the RU/RD function can be limited based
on pins available for controlling the feature. The SDIO_x pins
are for RU/RD only, not for modulation.
Table 8. RU/RD Profile Pin Assignments
Ramp-Up/Ramp-Down
(RU/RD) (FR1[11:10])
Description
00
RU/RD disabled
01
Only Profile Pin P2 and Profile Pin P3
available for RU/RD operation
10
Only Profile Pin P3 available for RU/RD
operation
11
Only SDIO_1, SDIO_2, and SDIO_3
pins available for RU/RD operation;
this forces the serial I/O to be used
only in 1-bit mode
If the profile pins are used for RU/RD, Logic 0 is for ramp-up
and Logic 1 is for ramp-down.
Because of the number of available channels and limited data
pins, it is necessary to assign the profile pins and/or SDIO_1,
SDIO_2, and SDIO_3 pins to a dedicated channel. This is con-
trolled by the profile pin configuration (PPC) bits (FR1[14:12]).
Each of the following modulation descriptions incorporates
data pin assignments.
Two-Level Modulation—No RU/RD
The modulation level bits (FR1[9:8]) are set to 00 (two-level).
The AFP select bits (CFR[23:22]) are set to the desired modulation
type. The RU/RD bits (FR1[11:10]) and the linear sweep enable
bit (CFR[14]) are disabled. Table 9 displays how the profile pins
and channels are assigned.
As shown in Table 9, only Profile Pin P0 can be used to modulate
Channel 0. If frequency modulation is selected and Profile Pin
P0 is Logic 0, Channel Frequency Tuning Word 0 (Register
0x04) is chosen; if Profile Pin P0 is Logic 1, Channel Word 1
(Register 0x0A) is chosen.
Four-Level Modulation—No RU/RD
The modulation level bits are set to 01 (four-level). The AFP
select bits (CFR[23:22]) are set to the desired modulation type.
The RU/RD bits (FR1[11:10]) and the linear sweep enable bit
(CFR[14]) are disabled. Note that the other two channels not
being used should have their AFP select bits set to 00 due to the
lack of profile pins. Table 10 displays how the profile pins and
channels are assigned to each other.
For the conditions in Table 10, the profile (channel word)
register chosen is based on the 2-bit value presented to Profile
Pins [P0:P1] or Profile Pins [P2:P3].
For example, if PPC = 010, [P0:P1] = 11, and [P2:P3] = 01, then
the contents of the Channel Word 3 register of Channel 0 are
presented to the output of Channel 0 and the contents of the
Channel Word 1 register of Channel 3 are presented to the
output of Channel 3.
Table 9. Profile Pin Channel Assignments
Profile Pin Configuration (PPC) (FR1[14:12])
P0
P1
P2
P3
Description
XXX
CH0
CH1
CH2
CH3
Two-level modulation, all channels, no RU/RD
Table 10. Profile Pin and Channel Assignments
Profile Pin Configuration (PPC) (FR1[14:12])
P0
P1
P2
P3
Description
000
CH0
CH1
Four-level modulation on CH0 and CH1, no RU/RD
001
CH0
CH2
Four-level modulation on CH0 and CH2, no RU/RD
010
CH0
CH3
Four-level modulation on CH0 and CH3, no RU/RD
011
CH1
CH2
Four-level modulation on CH1 and CH2, no RU/RD
100
CH1
CH3
Four-level modulation on CH1 and CH3, no RU/RD
101
CH2
CH3
Four-level modulation on CH2 and CH3, no RU/RD
相關(guān)PDF資料
PDF描述
ECM12DTKT-S288 CONN EDGECARD 24POS .156 EXTEND
ATWEBDVK-02RC KIT DEV TCP/IP AT89C51RD2 REMOTE
KSZ8862-10FL-EVAL BOARD EVALUATION KSZ8862-10FL
ITCSN-0800-25-U HEATSHRINK ITCSN 4/5" X 25'
ECM15DCTT-S288 CONN EDGECARD 30POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD995PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
AD9960BSTZ 功能描述:RFID應(yīng)答器 MxFE for RFID Reader Transceiver RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
AD9960BSTZRL 功能描述:IC MXFE FOR RFID READER/TXRX RoHS:是 類別:RF/IF 和 RFID >> RFID IC 系列:AD9960B 其它有關(guān)文件:CR14 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- RF 型:收發(fā)器 頻率:13.56MHz 特點:ISO14443-B 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SO 包裝:Digi-Reel® 其它名稱:497-5719-6
AD9960XSTZ 制造商:Analog Devices 功能描述:SINGLE-SUPPLY CABLE MODEM/SET-TOP BOX MIXED-SIGNAL FRONT END - Trays
AD9961 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-Bit, Low Power, Broadband MxFE