- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9942BBCZ (Analog Devices Inc)IC PROCESSOR SGNL 14B 100CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9942BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/36頁 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號(hào)處理器，14 位 |
| 應(yīng)用： | 數(shù)碼相機(jī) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9942
Rev. A | Page 16 of 36
COMPLETE REGISTER LISTING
All addresses and default values are expressed in hexadecimal format.
All registers are VD_X/HD_X updated as shown in Figure 14, except for the registers indicated in Table 8, which are SL_X updated.
Each channel is programmed independently using the 5-wire serial interface. Both channels can be programmed with the same
register values by tying the SL_A and SL_B signals together and the SDATA_A and SDATA_B signals together.
Table 8. Updated Registers upon Rising Edge of SL_X
Register
Description
OPRMODE
AFE operation modes
CTLMODE
AFE control modes
SW_RESET
Software reset bit
TGCORE _RSTB
Reset bar signal for internal TG core
PREVENTUPDATE
Prevents update of registers
VDHDEDGE
VD/HD active edge
FIELDVAL
Resets internal field pulse
HBLKRETIME
Retimes the HBLK to internal clock
H1CONTROL
H1 polarity control
RGCONTROL
RG signal control polarity
DRVCONTROL
Drive-strength control
SAMPCONTROL
SHP/SHD sample control
DOUTPHASE
DOUT phase control
Table 9. CHN_A and CHN_B AFE Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
00
[11:0]
4
OPRMODE
AFE operation modes (see Table 15).
01
[9:0]
0
TESTMODE
Internal test mode. Should always be set = 0.
02
[7:0]
80
CLAMP LEVEL
CLPOB level.
03
[11:0]
4
CTLMODE
AFE control modes (see Table 16).
04
[17:0]
0
TESTMODE
Test operation only. Set = 0.
05
[17:0]
0
TESTMODE
Test operation only. Set = 0.
Table 10. CHN_A and CHN_B Miscellaneous Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
10
[0]
0
SW_RST
Software reset.1 = reset all registers to default, then self-clear back to 0.
11
[0]
0
OUT_CONTROL
Output control. 0 = make all dc outputs inactive.
12
[0]
0
TGCORE_RSTB
Timing core reset bar. 0 = reset TG core; 1 = resume operation.
13
[11:0]
0
UPDATE
Serial update. Sets the line (HD) within the field to update serial data.
14
[0]
0
PREVENTUPDA
TE
Prevents the update of the VD-updated registers. 1 = prevent update.
15
[0]
0
VDHDEDGE
VD/HD active edge.
0 = falling edge triggered; 1 = rising edge triggered.
16
[1:0]
0
FIELDVAL
Field value sync.
0 = next field 0; 1 = next field 1; 2/3 = next field 2.
17
[0]
0
HBLKRETIME
Retime HBLK to internal H1 clock. Preferred setting is 1. Setting to 1 adds
one cycle delay to HBLK toggle positions.
18
[1:0]
0
TEST MODE
Internal test mode. Should always be set = 0.
19
[0]
0
TEST MODE
Internal test mode. Should always be set = 0.
1A
[0]
0
TEST MODE
Internal test mode. Should always be set = 0.
E8
[2:0]
TEST MODE
Internal test mode. Should always be set = 0.
[11:3]
0
VGAGAIN
VGA gain control.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9951YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9942BBCZRL | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。