參數(shù)資料
型號: AD9942BBCZ
廠商: Analog Devices Inc
文件頁數(shù): 7/36頁
文件大小: 0K
描述: IC PROCESSOR SGNL 14B 100CSPBGA
標準包裝: 1
類型: CCD 信號處理器,14 位
應用: 數(shù)碼相機
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應商設備封裝: 100-CSBGA(9x9)
包裝: 托盤
AD9942
Rev. A | Page 15 of 36
SERIAL INTERFACE TIMING
All of the AD9942 internal registers are accessed through a
6-wire serial interface. Each register consists of an 8-bit address
and a 24-bit data-word. Both the 8-bit address and the 24-bit
data-word are written starting with the LSB. To write to each
register, a 32-bit operation is required, as shown in Figure 14.
Although many registers are less than 24 bits wide, all 24 bits
must be written for each register. If the register is only 16 bits
wide, then the upper 8 bits can be filled with 0s during the serial
write operation. If fewer than 24 bits are written, the register is
not updated with new data.
Figure 15 shows a more efficient way to write to the registers by
using the AD9942 address auto-increment capability. In this
method, the lowest desired address is written first, followed by
multiple 24-bit data-words. Each new 24-bit data-word is
written automatically to the next highest register address. By
eliminating the need to write each 8-bit address, faster register
loading is achieved. The address auto-increment function can
be used, starting with any register location, to write to as few as
two registers or to as many as the entire register space.
0
524
0-
0
17
SDATA_X
A0
A1
A2
A4
A5
A6
A7
D0
D1
D2
D3
D21 D22 D23
SCK_X
SL_X
A3
NOTES
1. X = A, B.
2. INDIVIDUAL SDATA_X BITS ARE LATCHED UPON SCK_X RISING EDGES.
3. ALL 32 BITS MUST BE WRITTEN: 8 BITS FORADDRESS AND 24 BITS FOR DATA.
4. IF THE REGISTER LENGTH IS <24 BITS, THEN DON’T CARE BITS MUST BE USEDTO COMPLETE THE 24-BIT DATA LENGTH.
5. NEW DATA IS UPDATED AT EITHER THE SL_X RISING EDGE OR AT THE HD_X FALLING EDGE AFTER THE NEXT VD_X FALLING EDGE.
6. VD_X/HD_X UPDATE POSITION CAN BE DELAYED TO ANY HD_X FALLING EDGE IN THE FIELD USING THE UPDATE REGISTER.
VD_X
SL UPDATED
VD/HD UPDATED
HD_X
...
8-BIT ADDRESS
24-BIT DATA
1
32
23
45
67
89
10
11
12
30
31
tLS
tDS
tDH
tLH
Figure 14. Serial Write Operation
05
240
-01
8
SDATA_X
A0
A1
A2
A4
A5
A6
A7
D0
D1
D22 D23
SCK_X
SL_X
A3
NOTES
1. X = A, B.
2. MULTIPLE SEQUENTIAL REGISTERS CAN BE LOADED CONTINUOUSLY.
3. THE FIRST (LOWEST ADDRESS) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 24-BIT DATA-WORDS.
4. THE ADDRESS AUTOMATICALLY INCREMENTS WITH EACH 24-BIT DATA-WORD (ALL 24 BITS MUST BE WRITTEN).
5. SL_X IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
6. NEW DATA IS UPDATED AT EITHER THE SL RISING EDGE OR AT THE HD FALLING EDGE AFTER THE NEXT VD FALLING EDGE.
D0
D1
D22 D23
D0
...
DATA FOR STARTING
REGISTER ADDRESS
DATA FOR NEXT
REGISTER ADDRESS
D2
D1
...
1
32
2
3
4
5
6
7
8
9
10
31
34
33
56
55
58
57
59
Figure 15. Continuous Serial Write Operation
相關PDF資料
PDF描述
AD9944KCPZRL IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9945KCPZRL7 IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9948KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
AD9949KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
AD9951YSVZ IC DDS DAC 14BIT 1.8V 48-TQFP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
AD9942BBCZRL 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
AD9943 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
AD9943KCP 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk
AD9943KCPRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R
AD9943KCPZ 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件