- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9942BBCZ (Analog Devices Inc)IC PROCESSOR SGNL 14B 100CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9942BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號(hào)處理器，14 位 |
| 應(yīng)用： | 數(shù)碼相機(jī) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9942
Rev. A | Page 18 of 36
Table 14. CHN_A and CHN_B H1 to H4, RG, SHP, SHD Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
60
[12:0]
01001
H1CONTROL
H1 signal control. Polarity [0] (0 = inversion; 1 = no inversion).
H1 positive edge location [6:1].
H1 negative edge location [12:7].
61
[12:0]
00801
RGCONTROL
RG signal control. Polarity [0] (0 = inversion; 1 = no inversion).
RG positive-edge location [6:1].
RG negative-edge location [12:7].
62
[14:0]
0
DRVCONTROL
Drive-strength control for H1X [2:0], H2X [5:3], H3X [8:6], H4X [11:9],
and RG_X [14:12].
Drive-current values: 0 = off, 1 = 4.3 mA, 2 = 8.6 mA, 3 = 12.9 mA,
4 = 17.2 mA, 5 = 21.5 mA, 6 = 25.8 mA, 7 = 30.1 mA.
63
[11:0]
00024
SAMPCONTROL
SHP/SHD sample control. SHP sampling location [5:0]. SHD sampling
location [11:6].
64
[5:0]
0
DOUTPHASE
DOUT phase control.
Table 15. CHN_A and CHN_B AFE Operation Register Detail
Address
Data Bit Content
Default (Hex)
Name
Description
00
[1:0]
0
PWRDOWN
0 = normal operation; 1 = reference standby; 2/3 = total power-down.
[2]
1
CLPENABLE
0 = disable CLPOB; 1 = enable CLPOB.
[3]
0
CLPSPEED
0 = select normal CLPOB settling; 1 = select fast CLPOB settling.
[4]
0
FASTUPDATE
0 = ignore VGA update; 1 = very fast clamping when VGA is updated.
[5]
0
PBLK_LVL
DOUT value during PBLK; 0 = blank to zero; 1 = blank to clamp level.
[7:6]
0
TEST MODE
Internal test mode. Should always be set = 3.
[8]
0
DCBYP
0 = enable dc restore circuit; 1 = bypass dc restore circuit during PBLK.
[9]
0
TESTMODE
Test operation only. Set = 0.
[11:10]
0
TESTMODE
Test operation only. Set = 0.
Table 16. CHN_A and CHN_B AFE Control Register Detail
Address
Data Bit Content
Default (Hex)
Name
Description
03
[1:0]
0
TESTMODE
Test operation only. Set = 0.
[2]
1
TESTMODE
Test operation only. Set = 0.
[3]
0
DOUTDISABLE
0 = data outputs are driven; 1 = data outputs are three-stated.
[4]
0
DOUTLATCH
0 = latch data outputs with DOUT phase; 1 = output latch transparent.
[5]
0
GRAYENCODE
0 = binary encode data outputs; 1 = gray encode data outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9951YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9942BBCZRL | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。