- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9942BBCZ (Analog Devices Inc)IC PROCESSOR SGNL 14B 100CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9942BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 應(yīng)用： | 數(shù)碼相機(jī) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9942
Rev. A | Page 22 of 36
CHANNEL A AND CHANNEL B HORIZONTAL CLAMPING AND BLANKING
The AD9942 horizontal clamping and blanking pulses are fully
programmable to suit a variety of applications. Individual
sequences are defined for each signal, which are then organized
into multiple regions during image readout. This allows the
dark pixel clamping and blanking patterns to be changed at
each stage of the readout to accommodate different image
transfer timing and high speed line shifts.
INDIVIDUAL CLPOB AND PBLK SEQUENCES
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 21. These two signals are independently
programmed using the parameters shown in Table 19. The start
polarity, first toggle position, and second toggle position are
fully programmable for each signal. The CLPOB and PBLK
signals are active low and should be programmed accordingly.
Up to four individual sequences can be created for each signal.
INDIVIDUAL HBLK SEQUENCES
The HBLK programmable timing, shown in Figure 22, is similar
to CLPOB and PBLK. However, there is no start polarity
control. Only the toggle positions are used to designate the start
and stop positions of the blanking period. Additionally, there is
a polarity control, HBLKMASK, which designates the polarity
of the horizontal clock signal H1 during the blanking period.
Setting HBLKMASK high sets H1 low and H2 high during the
blanking, as shown in Figure 23. Up to four individual
sequences are available for HBLK.
Table 19. Channel A and Channel B CLPOB and PBLK Individual Sequence Parameters
Parameter
Length
(Bit)
Range
Description
Polarity
1
High/low
Starting polarity of CLPOB and PBLK pulses for Sequences 0 to 3.
Toggle Position 1
12
0 to 4095 pixel locations
First toggle position within the line for Sequences 0 to 3.
Toggle Position 2
12
0 to 4095 pixel locations
Second toggle position within the line for Sequences 0 to 3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9951YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9942BBCZRL | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。