參數(shù)資料
型號(hào): AD9942BBCZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 11/36頁(yè)
文件大?。?/td> 0K
描述: IC PROCESSOR SGNL 14B 100CSPBGA
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: CCD 信號(hào)處理器,14 位
應(yīng)用: 數(shù)碼相機(jī)
安裝類(lèi)型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 100-CSBGA(9x9)
包裝: 托盤(pán)
AD9942
Rev. A | Page 19 of 36
CHANNEL A AND CHANNEL B PRECISION TIMING
HIGH SPEED TIMING GENERATION
The AD9942 generates flexible, high speed timing signals using
the Precision Timing core for both channels. This core is the
foundation for generating the timing used for both the CCD
and the AFE, the reset gate RG_X, the horizontal drivers H1X
to H4X, and the SHP/SHD sample clocks. A unique architecture
makes it routine for the system designer to optimize image
quality by providing precise control over the horizontal CCD
readout and the AFE correlated double sampling.
TIMING RESOLUTION
The Precision Timing core uses a 1× master clock input (CLI) as
a reference. This clock should be the same as the CCD pixel
clock frequency. Figure 16 illustrates how the internal timing
core divides the master clock period into 48 steps or edge
positions. Therefore, the edge resolution of the Precision Timing
core is (tCLI/48). For more information on using the CLI input,
HIGH SPEED CLOCK PROGRAMMABILITY
Figure 17 shows how the high speed clocks, RG_X, H1X to
H4X, SHP, and SHD, are generated. The RG_X pulse has
programmable rising and falling edges and can be inverted
using the polarity control. The horizontal clock, H1, has
programmable rising and falling edges and polarity control.
The H2 clock is always the inverse of the H1 clock. Table 17 sum-
marizes the high speed timing registers and their parameters.
Each edge location setting is six bits wide, but only 48 valid edge
locations are available. Therefore, the register values are
mapped into four quadrants, with each quadrant containing
12 edge locations. Table 18 shows the correct register values for
the corresponding edge locations.
05
24
0-
0
19
NOTES
1. PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
2. THERE IS A FIXED DELAY FROM THE CLI_X INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS (
tCLIDLY = 6ns TYP).
P[0]
P[48] = P[0]
P[12]
P[24]
P[36]
1 PIXEL
PERIOD
...
CLI_X
tCLIDLY
POSITION
Figure 16. High Speed Clock Resolution from CLI
05
24
0
-02
0
H1X/H3X
H2X/H4X
CCD SIGNAL
RG_X
12
3
4
56
PROGRAMMABLE CLOCK POSITIONS:
1RG_X RISING EDGE.
2RG_X FALLING EDGE.
3SHP SAMPLE LOCATION.
4SHD SAMPLE LOCATION.
5H1X/H3X RISING EDGE POSITION.
6H1X/H3X FALLING EDGE POSITION (H2X/H4X ARE INVERSE OF H1X/H3X).
Figure 17. High Speed Clock Programmable Locations
相關(guān)PDF資料
PDF描述
AD9944KCPZRL IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9945KCPZRL7 IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9948KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
AD9949KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
AD9951YSVZ IC DDS DAC 14BIT 1.8V 48-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9942BBCZRL 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
AD9943 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
AD9943KCP 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk
AD9943KCPRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R
AD9943KCPZ 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件