- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9942BBCZ (Analog Devices Inc)IC PROCESSOR SGNL 14B 100CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9942BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 應用： | 數(shù)碼相機 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9942
Rev. A | Page 21 of 36
H DRIVER AND RG OUTPUTS
In addition to the programmable timing positions, the AD9942
features on-chip output drivers for the RG_X and H1X to H4X
outputs. These drivers are powerful enough to drive the CCD
inputs directly. The H-driver and RG-driver currents can be
adjusted for optimum rise and fall time into a particular load by
using the DRVCONTROL register (Address 0x62). The
DRVCONTROL register is divided into five 3-bit values, each
adjustable in 4.1 mA increments. The minimum setting of 0 is
equal to off, or three-state, and the maximum setting of 7 is
equal to 30.1 mA.
As shown in Figure 18, the H2X/H4X outputs are inverses of
H1X. The internal propagation delay resulting from the signal
inversion is less than l ns, which is significantly less than the
typical rise time driving the CCD load. This results in a
H1X/H2X crossover voltage at approximately 50% of the output
swing. The crossover voltage is not programmable.
DIGITAL DATA OUTPUTS
The AD9942 data output phase is programmable using the
DOUTPHASE register (Address 0x64). Any edge from 0 to 47
can be programmed, as shown in Figure 19. The pipeline delay
for the digital data output is shown in Figure 20.
05
24
0-
02
1
FIXED CROSSOVER VOLTAGE
H1X/H3X
H2X/H4X
tPD
H2X/H4X
H1X/H3X
tRISE
tPD << tRISE
Figure 18. H-Clock Inverse Phase Relationship
05
240
-0
22
NOTES
1. DIGITAL OUTPUT DATA (DOUT) PHASE IS ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO ANY OF THE 48 LOCATIONS.
P[0]
P[48] = P[0]
CLI_X
1 PIXEL PERIOD
P[12]
P[24]
P[36]
DOUT
tOD
Figure 19. Digital Output Phase Adjustment
05
240
-023
0123
4567
89
10
11
12
14
15
012
3
H-COUNTER
VD_X
NOTES
1. INTERNAL H COUNTER IS RESET SEVEN CLI_X CYCLES AFTER THE HD_X FALLING EDGE (WHEN USING VDHDEDGE = 0).
2. TYPICAL TIMING RELATIONSHIP: CLI_X RISING EDGE IS COINCIDENT WITH HD_X FALLING EDGE.
HD_X
CLI_X
XX
X
H COUNTER
(PIXEL COUNTER)
XX
X
Figure 20. Pipeline Delay for Channel A and Channel B Digital Data Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9951YSVZ | IC DDS DAC 14BIT 1.8V 48-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9942BBCZRL | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。