- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9923ABBCZ (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9923ABBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 20mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應商設備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AD9923A
Rev. A | Page 14 of 84
THEORY OF OPERATION
Figure 14 shows the typical system block diagram for the
AD9923A in master mode. The CCD output is processed by
the AD9923A AFE circuitry, which consists of a CDS, VGA,
black level clamp, and ADC. The digitized pixel information is
sent to the digital image processor chip that performs the post-
processing and compression. To operate the CCD, CCD timing
parameters are programmed into the AD9923A from the system
microprocessor through the 3-wire serial interface. The AD9923A
generates the CCD horizontal, vertical, and the internal AFE
clocks from the system master clock CLI. The CLI is provided
by the image processor or external crystal. External synchroniza-
tion is provided by a sync pulse from the microprocessor, which
resets internal counters and resyncs the VD and HD outputs.
Alternatively, the AD9923A can be operated in slave mode, in
which the VD and HD are provided externally from the image
processor. In this mode, the AD9923A timing is synchronized
with VD and HD.
The H-drivers for HL, H1 to H4, and RG are included in the
AD9923A, allowing these clocks to be directly connected to the
CCD. An H-driver voltage, HVDD, of up to 3.3 V is supported.
An external V-driver is required for the vertical transfer clocks,
the sensor gate pulses, and the substrate clock.
The AD9923A also includes programmable MSHUT and
STROBE outputs that can be used to trigger mechanical shutter
and strobe (flash) circuitry.
vertical counter dimensions for the AD9923A. Internal hori-
zontal and vertical clocking is controlled by these counters to
specify line and pixel locations. The maximum HD length is
8192 pixels per line, and the maximum VD length is 4096 lines
per field.
CCDIN
MSHUT
STROBE
HL, H1 TO H4, RG, VSUB
V1 TO V13, SUBCK
CCD
AD9923A
AFETG +
V-DRIVER
DIGITAL
IMAGE
PROCESSING
ASIC
D[0:11]
DCLK
HD, VD
CLI
SERIAL
INTERFACE
SYNC
MICRO-
PROCESSOR
05
58
6-
0
13
Figure 14. Typical System Block Diagram, Master Mode
13-BIT HORIZONTAL = 8192 PIXELS MAX
12-BIT VERTICAL = 4096 LINES MAX
MAXIMUM
COUNTER
DIMENSIONS
05
58
6-
0
14
Figure 15. Vertical and Horizontal Counters
VD
HD
MAX VD LENGTH IS 4096 LINES
CLI
MAX HD LENGTH IS 8192 PIXELS
05
58
6-
01
5
Figure 16. Maximum VD/HD Dimensions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9942BBCZ | IC PROCESSOR SGNL 14B 100CSPBGA |
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。