參數(shù)資料
型號(hào)： AD9923ABBCZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 16/84頁(yè)
文件大小： 0K
描述： IC PROCESSOR CCD 12BIT 105CSPBGA
標(biāo)準(zhǔn)包裝： 1
類型： CCD 信號(hào)處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 20mA
安裝類型： 表面貼裝
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 托盤
AD9923A
Rev. A | Page 23 of 84
Increasing H-Clock Width During HBLK
The AD9923A allows the H1 to H4 pulse width to be increased
during the HBLK interval. The H-clock pulse width can in-
crease by reducing the H-clock frequency (see Table 14).
The HBLKWIDTH register (Register 0x35, Bits[6:4]) is a 3-bit
register that allows the H-clock frequency to be reduced by 1/2,
1/4, 1/6, 1/8, 1/10, 1/12, or 1/14. The reduced frequency only
occurs for H1 to H4 pulses that are located within the HBLK area.
Horizontal Timing Sequence Example
Figure 33 shows an example of a CCD layout. The horizontal
register contains 28 dummy pixels that occur on each line
clocked from the CCD. In the vertical direction, there are 10
optical black (OB) lines at the front of the readout and two at
the back of the readout. The horizontal direction has four OB
pixels in the front and 48 OB pixels in the back.
Figure 34 shows the basic sequence layout to use during the
effective pixel readout. The 48 OB pixels at the end of each line
are used for CLPOB signals. PBLK is optional and it is often
used to blank the digital outputs during the noneffective CCD
pixels. HBLK is used during the vertical shift interval.
The HBLK, CLPOB, and PBLK parameters are programmed in
the V-sequence registers. More elaborate clamping schemes can
be used, such as adding a separate sequence to clamp during the
entire line of OB pixels. This requires configuring a separate
V-sequence for reading the OB lines.
The CLPMASKSTART and CLPMASKEND registers can be used
to disable the CLPOB on a few lines without affecting the setup of
the clamp sequences.
HORIZONTAL CCD REGISTER
EFFECTIVE IMAGE AREA
28 DUMMY PIXELS
48 OB PIXELS
4 OB PIXELS
10 VERTICAL
OB LINES
2 VERTICAL
OB LINES
V
H
05
58
6-
03
2
Figure 33. CCD Configuration Example
Table 14. HBLK Width Register
Register
Length (Bits)
Range
Description
HBLKWIDTH
3
1× to 1/14× pixel rate
Controls H1 to H4 width during HBLK as a fraction of pixel rate
0: same frequency as the pixel rate
1: 1/2 pixel frequency, that is, doubles the H1 to H4 pulse width
2: 1/4 pixel frequency
3: 1/6 pixel frequency
4: 1/8 pixel frequency
5: 1/10 pixel frequency
6: 1/12 pixel frequency
7: 1/14 pixel frequency
VERTICAL SHIFT
VERT. SHIFT
CCDIN
SHP
SHD
HL/H1/H3
H2/H4
HBLK
PBLK
CLPOB
OPTICAL BLACK
DUMMY
EFFECTIVE PIXELS
OPTICAL BLACK
HD
0
55
86
-03
3
Figure 34. Horizontal Sequence Example
相關(guān)PDF資料
PDF描述
AD9942BBCZ IC PROCESSOR SGNL 14B 100CSPBGA
AD9944KCPZRL IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9945KCPZRL7 IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9948KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
AD9949KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*