- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9923ABBCZ (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9923ABBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 20mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AD9923A
Rev. A | Page 27 of 84
Table 16. V-Sequence Registers1
Register
Length
(Bits)
Range
Description
HOLD
1
On/off
Use in conjunction with VMASK. 1 = hold instead of FREEZE/RESUME.
VMASK
2
0 to 3 mask mode
Enables the masking of XV1 to XV13 outputs at the locations specified by
the FREEZE/RESUME registers.
0 = no mask.
1 = enable FREEZE1/RESUME1.
2 = enable FREEZE2/RESUME2.
3 = enable both FREEZE1/RESUME1 and FREEZE2/RESUME2.
HDLEN
13
0 to 8191 pixels
HD line length in each V-sequence.
XV1POL to
XV13POL
1
High/low
Start polarity for each XV1 to XV13 output.
GROUPSEL
12
1b for each XV output
Assigns each XV1 to XV13 output to either V-Pattern Group A or
V-Pattern Group B.
0 = assigns to VPATSELA.
1 = assigns to VPATSELB.
TWO_GROUP
1
High/low
When high, all XV outputs combine Group A and Group B.
VPATSELA
5
0 to 31 V-pattern number
Selected V-pattern for Group A.
VPATSELB
5
0 to 31 V-pattern number
Selected V-pattern for Group B. If SPVTP_ENABLE = 1, VPATSELB is used
for second VTP inserted in SPVTP_ACTLINE.
VPATA_MODE
2
0 to 3 repetition mode
Selects alternation repetition mode for Group A only.
0 = disable alternation, use VREPA_1 for all lines.
1 = 2-line. Alternate VREPA_1 and VREPA_2 (same as odd/even).
2 = 3-line. Alternate VREPA_1, VREPA_2, and VREPA_3.
3 = 4-line. Alternate VREPA_1, VREPA_2, VREPA_3, and VREPA_4.
VSTARTA
13
0 to 8191 pixel location
Start position for the selected V-Pattern Group A.
VSTARTB
13
0 to 8191 pixel location
Start position for the selected V-Pattern Group B. If SPVTP_ENABLE = 1,
VSTARTB is used for start position of VPATSELB in SPVTP_ACTLINE.
VLENA
13
0 to 8191 pixels
Length of selected V-Pattern Group A.
VLENB
13
0 to 8191 pixels
Length of selected V-Pattern Group B.
VREPB_ODD
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group B for odd lines.
If no alternation is required for Group B, set VREPB_ODD equal to
VREPB_EVEN.
VREPB_EVEN
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group B for even lines.
If no alternation is required for Group B, set VREPB_EVEN equal to
VREPB_ODD.
VREPA_1
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group A for first lines (odd).
VREPA_2
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group A for second lines (even).
VREPA_3
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group A for third lines.
VREPA_4
12
0 to 4095 repeats
Number of repetitions for the V-Pattern Group A for fourth lines.
FREEZE1
13
0 to 8191 pixel location
Pixel location where the XV outputs freeze or hold (see VMASK).
RESUME1
13
0 to 8191 pixel location
Pixel location where the XV outputs resume operation (see VMASK).
FREEZE2
13
0 to 8191 pixel location
Pixel location where the XV outputs freeze or hold (see VMASK).
RESUME2
13
0 to 8191 pixel location
Pixel location where the XV outputs resume operation (see VMASK).
SPVTP_ACTLINE
12
0 to 4095 line location
Active line for second VTP insertion.
SPVTP_ENABLE
1
High/low
When high, second VTP is inserted into SPVTP_ACTLINE.
1 See Table 12 and Table 13 for CLPOB, PBLK, and HBLK registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9942BBCZ | IC PROCESSOR SGNL 14B 100CSPBGA |
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。