參數(shù)資料
型號(hào)： AD9858BSVZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 31/32頁(yè)
文件大?。?/td> 0K
描述： IC DDS DAC 10BIT 1GSPS 100-TQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計(jì)資源： Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109)
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 10 b
主 fclk： 1GHz
調(diào)節(jié)字寬（位）： 32 b
電源電壓： 3.14 V ~ 3.47 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 552 (CN2011-ZH PDF)
AD9858
Rev. C | Page 8 of 32
Pin No.
Mnemonic
I/O
Description
17
SDO
O
This is valid for serial programming mode only. When operating the I/O port as a 3-wire
serial port, this pin serves as a unidirectional serial data output pin. When operated as a 2-wire
serial port, this pin is unused.
18
SDIO
I/O
This is valid for serial programming mode only. When operating the I/O port as a 3-wire serial
port, this pin is the serial data input. When operated as a 2-wire serial port, this pin is the
bidirectional serial data pin.
19
WR/SCLK
I
When the I/O port is configured for parallel programming mode, this pin functions as an active
low write pulse (WR). When configured for serial programming mode, this pin functions as the
serial data clock (SCLK).
22
RD/CS
I
When the I/O port is configured for parallel programming mode, this pin functions as an active
low read pulse (RD). When configured for serial programming mode, this pin functions as an
active low chip select (CS) that allows multiple devices to share the serial bus.
29, 30, 37 to 39,
41, 42, 49, 50, 52,
69, 74, 80, 85, 87, 88
AGND
I
Analog Ground.
31, 32, 35, 36,
40, 43, 44, 47,
48, 51, 70, 73,
77, 86, 89, 90
AVDD
I
Analog Supply Voltage.
33
REFCLK
I
Reference Clock Complementary Input. When the REFCLK port operates in single-ended mode,
REFCLK should be decoupled to AVDD with a 0.1 μF capacitor.
34
REFCLK
I
Reference Clock Input.
45
LO
I
Mixer Local Oscillator (LO) Complementary Input. When the LO port operates in single-ended
mode, LO should be decoupled to AVDD with a 0.1 μF capacitor.
46
LO
I
Mixer Local Oscillator (LO) Input.
53
RF
I
Analog Mixer RF Complementary Input. When the RF port operates in single-ended mode,
RF should be decoupled to AVDD with a 0.1 μF capacitor.
54
RF
I
Analog Mixer RF Input.
55
IF
O
Analog Mixer IF Output.
56
IF
O
Analog Mixer IF Complementary Output.
57
PFD
I
Phase Frequency Detector Complementary Input. When the PFD port operates in single-ended
mode, PFD should be decoupled to AVDD with a 0.1 μF capacitor.
58
PFD
I
Phase Frequency Detector Input.
59, 60, 75, 76
NC
No Connection.
61
CPISET
I
Charge Pump Output Current Control. A resistor connected from CPISET to CPGND establishes
the reference current for the charge pump.
62, 67
CPVDD
I
Charge Pump Supply Voltage.
63, 68
CPGND
I
Charge Pump Ground.
64
CPFL
O
Charge Pump Fast Lock Output.
65, 66
CP
O
Charge Pump Output.
71
DIV
I
Phase Frequency Detector Feedback Input.
72
DIV
I
Phase Frequency Detector Feedback Complementary Input. When the DIV port operates in
single-ended mode, DIV should be decoupled to AVDD with a 0.1 μF capacitor.
78
DACBP
DAC Baseline Decoupling Pin. Typically bypassed to Pin 77 with a 0.1 μF capacitor.
79
DACISET
I
A resistor connected from DACISET to AGND establishes the reference current for the DAC.
81, 82
IOUT
O
DAC Output.
83, 84
IOUT
O
DAC Complementary Output.
91
SPSELECT
I
I/O Port Serial/Parallel Programming Mode Select Pin. Logic 0 is serial programming mode, and
Logic 1 is parallel programming mode.
92
RESET
I
Active High Hardware Reset Pin. Assertion of the RESET pin forces the AD9858 to its default
operating conditions.
97, 98
PS0, PS1
I
Used to select one of the four internal profiles. These pins are synchronous to the SYNCLK output.
99
FUD
I
Frequency Update. The rising edge transfers the contents of the internal buffer registers to the
memory registers. This pin is synchronous to the SYNCLK output.
100
SYNCLK
O
Clock Output Pin. Serves as a synchronizer for external hardware. SYNCLK runs at REFCLK/8.
EPAD
Exposed paddle must be soldered to ground.
相關(guān)PDF資料
PDF描述
AD9859YSVZ-REEL7 IC DDS DAC 10BIT 400MSPS 48TQFP
AD9880KSTZ-100 IC INTERFACE/HDMI 100MHZ 100LQFP
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
AD9883ABSTZ-RL140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9887AKSZ-100 IC INTRFACE ANALOG/DVI 160-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9858FDPCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858TLPCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858XSV 制造商:Analog Devices 功能描述:
AD9859 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*