參數(shù)資料
型號(hào)： AD9858BSVZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/32頁(yè)
文件大小： 0K
描述： IC DDS DAC 10BIT 1GSPS 100-TQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計(jì)資源： Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109)
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 10 b
主 fclk： 1GHz
調(diào)節(jié)字寬（位）： 32 b
電源電壓： 3.14 V ~ 3.47 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 552 (CN2011-ZH PDF)
AD9858
Rev. C | Page 24 of 32
CFR[22]: Auto Clear Phase Accumulator Bit
When CFR[22] = 0 (default), a new frequency tuning word is
applied to the input of the phase accumulator and added to the
currently stored value.
When CFR[22] = 1, this bit automatically synchronously clears
(loads zeros into) the phase accumulator for one cycle upon
reception of the FUD sequence indicator.
CFR[21]: Load Delta Frequency Timer
When CFR[21] = 0 (default), the contents of the delta frequency
ramp rate word are loaded into the ramp rate timer (down counter)
upon detection of a FUD sequence.
When CFR[21] = 1, the contents of the delta frequency ramp
rate word are loaded into the ramp rate timer upon timeout
with no regard to the state of the FUD sequence indicator (that
is, the FUD sequence indicator is ignored).
CFR[20]: Clear Frequency Accumulator Bit
When CFR[20] = 1, the frequency accumulator is synchronously
cleared and is held clear until CFR[20] is returned to a Logic 0
state (default).
CFR[19]: Clear Phase Accumulator Bit
When CFR[19] = 1, the phase accumulator is synchronously
cleared and is held clear until CFR[19] is returned to a Logic 0
state (default).
CFR[18]: Not Used.
CFR[17]: Fast Lock Enable Bit
When CFR[17] = 0 (default), the PLL’s fast lock algorithm is
disabled. When CFR[17] = 1, the PLL’s fast-lock algorithm is active.
CFR[16]: FTW for Fast Lock Bit
This bit allows the user to control whether or not the PLL’s fast
lock algorithm uses the tuning word value to determine
whether or not to enter fast locking mode.
When CFR[16] = 0 (default), the fast locking algorithm of the
PLL considers the relationship between the programmed
frequency tuning word and the instantaneous frequency as part
of the locking process.
When CFR[16] = 1, the fast locking algorithm of the PLL does
not use the frequency tuning word as part of the locking process.
CFR[15]: Frequency Sweep Enable Bit
When CFR[15] = 0 (default), the device is in single-tone mode.
When CFR[15] = 1, the device is in the frequency sweep mode.
CFR[14]: Enable Sine Output Bit
When CFR[14] = 0 (default), the angle-to-amplitude conversion
logic employs a cosine function.
When CFR[14] = 1, the angle-to-amplitude conversion logic
employs a sine function.
CFR[13]: Charge Pump Offset Bit
When CFR[13] = 0 (default), the charge pump operates with
normal current settings.
When CFR[13] = 1, the charge pump operates with offset
current settings (see Charge Pump section).
CFR[12:11]: Phase Detector Divider Ratio (N)
These bits set the phase detector divide value (see Table 10).
Table 10.
CFR[12:11]
Phase Detector Divider Ratio (N)
Notes
00
1
Default value
01
2
1x
4
LSB ignored
CFR[10]: Charge Pump Polarity Bit
When CFR[10] = 0 (default), the charge pump is set up for
operation with a ground-referenced VCO. In this mode, the charge
pump sources current when the frequency at PDIN is less than
the frequency at DIVIN. It sinks current when the opposite is true.
When CFR[10] = 1, the charge pump is set up for a supply-
referenced VCO. In this mode, the source/sink operation of the
charge pump is opposite that for a ground-referenced VCO.
CFR[9:8]: Phase Detector Divider Ratio (M)
These bits set the phase detector divide value (see Table 11).
Table 11.
CFR[9:8]
Phase Detector Divider Ratio (M)
Notes
00
1
Default value
01
2
1x
4
LSB ignored
CFR[7]: Not Used
CFR[6]: 2 GHz Divider Disable Bit
When CFR[6] = 0 (default), the REFCLK divide-by-2 function
is enabled. REFCLK input can be up to 2 GHz.
When CFR[6] = 1, the REFCLK divide-by-2 function is
disabled. REFCLK input must be no more than 1 GHz.
CFR[5]: SYNCLK Disable Bit
When CFR[5] = 0 (default), the SYNCLK pin is active.
When CFR[5] = 1, the SYNCLK pin assumes a static Logic 0
state (disabled). In this state, the pin drive logic is shut down to
keep noise generated by the digital circuitry at a minimum.
However, the synchronization circuitry remains active (internally)
to maintain normal device timing.
相關(guān)PDF資料
PDF描述
AD9859YSVZ-REEL7 IC DDS DAC 10BIT 400MSPS 48TQFP
AD9880KSTZ-100 IC INTERFACE/HDMI 100MHZ 100LQFP
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
AD9883ABSTZ-RL140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9887AKSZ-100 IC INTRFACE ANALOG/DVI 160-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9858FDPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858TLPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer
AD9858XSV 制造商:Analog Devices 功能描述:
AD9859 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*