參數(shù)資料
型號(hào)： AD9854ASTZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 39/52頁(yè)
文件大小： 0K
描述： IC DDS QUADRATURE CMOS 80-LQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 12 b
主 fclk： 300MHz
調(diào)節(jié)字寬（位）： 48 b
電源電壓： 3.14 V ~ 3.47 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 552 (CN2011-ZH PDF)
配用： AD9854/PCBZ-ND - BOARD EVAL FOR AD9854
AD9854
Rev. E | Page 44 of 52
output current from 10 mA to 20 mA and doubles the peak-to-
peak output voltage developed across the loads, thus resulting
in more robust signals at the comparator inputs.
Single-Ended Configuration
To connect the high speed comparator in a single-ended
configuration so that the duty cycle or pulse width can be
controlled, a dc threshold voltage must be present at one of the
comparator inputs. The user can supply this voltage using the
control DAC. A 12-bit, twos complement value is written to the
control DAC register that sets the IOUT2 output to a static dc
level. Allowable hexadecimal values are 7FF (maximum) to 800
(minimum), with all 0s being midscale. The IOUT1 channel
continues to output a filtered sine wave programmed by the
user. These two signals are routed to the comparator by using
the 3-pin W2 and W8 header switches. Use of the configuration
IOUT2 section is required. Follow Step 1 through Step 4 in this
section, and then install a shorting jumper on Pin 1 and Pin 2
(top two pins) of the 3-pin W2 and W8 headers.
The user can change the value of RSET Resistor R2 from 3.9 kΩ
to 1.95 kΩ to receive more robust signals at the comparator
inputs. This decreases jitter and extends the operating range of
the comparator. To implement this change install a shorting
jumper at W6, which provides a second 3.9 kΩ chip resistor
(R20) in parallel with that provided by R2.
USING THE PROVIDED SOFTWARE
The evaluation software is provided on a CD, along with a brief
set of instructions. Use the instructions in conjunction with the
AD9852 or AD9854 data sheet and the AD9852 or AD9854
evaluation board schematic.
The CD contains the following:
The AD9852/AD9854 evaluation software
AD9854 evaluation board instructions
AD9854 data sheet
AD9854 evaluation board schematics
AD9854 PCB layout
Several numerical entries, such as frequency and phase infor-
mation, require pressing Enter to register the information. For
example, if a new frequency is input but does not take effect
when Load is clicked, the user probably neglected to press Enter
after typing the new frequency information.
Normal operation of the AD9852/AD9854 evaluation board
begins with a master reset. After this reset, many of the default
register values are depicted in the software control panel. The reset
command sets the DDS output amplitude to minimum and 0 Hz,
zero phase offset, as well as other states that are listed in the
Register Layout table (Table 8 for AD9854).
The next programming block should be the reference clock and
multiplier because this information is used to determine the
proper 48-bit frequency tuning words that are entered and later
calculated.
The output amplitude defaults to the 12-bit, straight binary
multiplier values of the I (cosine DAC) multiplier register of
000 hex; no output (dc) should be seen from the DAC. Set the
multiplier amplitude in the Output Amplitude dialog box to a
substantial value, such as FFF hex. The digital multiplier can be
bypassed by selecting Output Amplitude is always Full Scale, but
this usually does not result in the best spurious-free dynamic range
(SFDR). The best SFDR, achieving improvements of up to 11 dB, is
obtained by routing the signal through the digital multiplier and
then reducing the multiplier amplitude. For instance, FC0 hex
produces less spurious signal amplitude than FFF hex. If SFDR
must be maximized, this exploitable and repeatable phenomenon
should be investigated in the given application. This phenomenon
is more readily observed at higher output frequencies, where
good SFDR becomes more difficult to achieve.
Refer to this data sheet and the evaluation board schematic to
understand the available functions of the AD9854 and how the
software responds to programming commands.
SUPPORT
Applications assistance is available for the AD9854, the AD9854
PCB evaluation board, and all other Analog Devices products.
Call 1-800-ANALOGD or visit www.analog.com/dds.
相關(guān)PDF資料
PDF描述
AD9858BSVZ IC DDS DAC 10BIT 1GSPS 100-TQFP
AD9859YSVZ-REEL7 IC DDS DAC 10BIT 400MSPS 48TQFP
AD9880KSTZ-100 IC INTERFACE/HDMI 100MHZ 100LQFP
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
AD9883ABSTZ-RL140 IC INTERFACE FLAT 140MHZ 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9854ASVZ 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS - Trays 制造商:Analog Devices 功能描述:SYNTHESIZER 制造商:Analog Devices 功能描述:Complete DDS Quadrature 300MSPS TQFP80
AD9854PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CMOS 300 MSPS Quadrature Complete DDS
AD9856 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter
AD9856/PCB 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk
AD9856AST 制造商:Analog Devices 功能描述:Digital Up Converter 48-Pin LQFP Tray 制造商:Analog Devices 功能描述:IC MODULATOR DIGITAL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*