- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9854ASTZ (Analog Devices Inc)IC DDS QUADRATURE CMOS 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9854ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS QUADRATURE CMOS 80-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 300MHz |
| 調(diào)節(jié)字寬（位）： | 48 b |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9854/PCBZ-ND - BOARD EVAL FOR AD9854 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9854
Rev. E | Page 10 of 52
Pin No.
Mnemonic
Description
20
I/O UD CLK
Bidirectional I/O Update Clock. Direction is selected in control register. If this pin is selected as an
input, a rising edge transfers the contents of the I/O port buffers to the programming registers. If I/O
UD CLK is selected as an output (default), an output pulse (low to high) with a duration of eight
system clock cycles indicates that an internal frequency update has occurred.
21
WR/SCLK
Write Parallel Data to I/O Port Buffers. Shared function with SCLK. Serial clock signal associated
with the serial programming bus. Data is registered on the rising edge. This pin is shared with WR
when the parallel mode is selected. The mode is dependent on Pin 70 (S/P SELECT).
22
RD/CS
Read Parallel Data from Programming Registers. Shared function with CS. Chip-select signal
associated with the serial programming bus. Active low. This pin is shared with RD when the
parallel mode is selected.
29
FSK/BPSK/HOLD
Multifunction pin according to the mode of operation selected in the programming control
register. In FSK mode, logic low selects F1 and logic high selects F2. In BPSK mode, logic low
selects Phase 1 and logic high selects Phase 2. In chirp mode, logic high engages the hold
function, causing the frequency accumulator to halt at its current location. To resume or
commence chirp mode, logic low is asserted.
30
OSK
Output Shaped Keying. Must first be selected in the programming control register to function. A
logic high causes the I and Q DAC outputs to ramp up from zero-scale to full-scale amplitude at a
preprogrammed rate. Logic low causes the full-scale output to ramp down to zero scale at the
preprogrammed rate.
31, 32, 37, 38, 44,
50, 54, 60, 65
AVDD
Connections for the Analog Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND
and DGND.
33, 34, 39, 40, 41,
45, 46, 47, 53, 59,
62, 66, 67
AGND
Connections for Analog Circuitry Ground Return. Same potential as DGND.
36
VOUT
Noninverted Output of the Internal High Speed Comparator. Designed to drive 10 dBm to 50 Ω
load as well as standard CMOS logic levels.
42
VINP
Voltage Input Positive. The noninverting input of the internal high speed comparator.
43
VINN
Voltage Input Negative. The inverting input of the internal high speed comparator.
48
IOUT1
Unipolar Current Output of I, or the Cosine DAC. (Refer to Figure 3.)
49
IOUT1
Complementary Unipolar Current Output of I, or the Cosine DAC.
51
IOUT2
Complementary Unipolar Current Output of Q, or the Sine DAC.
52
IOUT2
Unipolar Current Output of Q, or the Sine DAC. This DAC can be programmed to accept external
12-bit data in lieu of internal sine data, allowing the AD9854 to emulate the AD9852 control DAC
function.
55
DACBP
Common Bypass Capacitor Connection for Both I and Q DACs. A 0.01 μF chip capacitor from this
pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible, but
results in a slight degradation in SFDR.
56
DAC RSET
Common Connection for Both I and Q DACs. Used to set the full-scale output current. RSET = 39.9/IOUT.
Normal RSET range is from 8 kΩ (5 mA) to 2 kΩ (20 mA).
61
PLL FILTER
Connection for the External Zero-Compensation Network of the REFCLK Multiplier’s PLL Loop
Filter. The zero-compensation network consists of a 1.3 kΩ resistor in series with a 0.01 μF
capacitor. The other side of the network should be connected to AVDD as close as possible to
Pin 60. For optimum phase noise performance, the REFCLK multiplier can be bypassed by setting
the bypass PLL bit in Control Register 1E hex.
64
DIFF CLK ENABLE
Differential REFCLK Enable. A high level of this pin enables the differential clock inputs, REFCLK
and REFCLK (Pin 69 and Pin 68, respectively).
68
REFCLK
Complementary (180° Out of Phase) Differential Clock Signal. User should tie this pin high or low
when single-ended clock mode is selected. Same signal levels as REFCLK.
69
REFCLK
Single-Ended Reference Clock Input (CMOS Logic Levels Required) or One of Two Differential
Clock Signals. In differential reference clock mode, both inputs can be CMOS logic levels or have
greater than 400 mV p-p square or sine waves centered about 1.6 V dc.
70
S/P SELECT
Selects serial programming mode (logic low) or parallel programming mode (logic high).
71
MASTER RESET
Initializes the serial/parallel programming bus to prepare for user programming; sets
programming registers to a do-nothing state defined by the default values listed in Table 8.
Active on logic high. Asserting this pin is essential for proper operation upon power-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
| AD9859YSVZ-REEL7 | IC DDS DAC 10BIT 400MSPS 48TQFP |
| AD9880KSTZ-100 | IC INTERFACE/HDMI 100MHZ 100LQFP |
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
| AD9883ABSTZ-RL140 | IC INTERFACE FLAT 140MHZ 80LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9854ASVZ | 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS - Trays 制造商:Analog Devices 功能描述:SYNTHESIZER 制造商:Analog Devices 功能描述:Complete DDS Quadrature 300MSPS TQFP80 |
| AD9854PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Quadrature Complete DDS |
| AD9856 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter |
| AD9856/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk |
| AD9856AST | 制造商:Analog Devices 功能描述:Digital Up Converter 48-Pin LQFP Tray 制造商:Analog Devices 功能描述:IC MODULATOR DIGITAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。