參數(shù)資料
型號: AD7195BCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 33/45頁
文件大?。?/td> 0K
描述: IC AFE 24BIT 4.8K 32LFSP
設(shè)計資源: Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155)
標準包裝: 1,500
位數(shù): 24
通道數(shù): 4
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 2.7 V ~ 5.25 V
封裝/外殼: 32-WFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-WQ(5x5)
包裝: 帶卷 (TR)
AD7195
Rev. 0 | Page 38 of 44
Simultaneous 50 Hz and 60 Hz rejection is obtained when
FS[9:0] is set to 480 (master clock = 4.92 MHz), as shown in
Figure 38. The output data rate is 10 Hz when zero latency is
disabled and 3.3 Hz when zero latency is enabled. The sinc3
filter has rejection of 100 dB minimum at 50 Hz ± 1 Hz and
60 Hz ± 1 Hz.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
306090
120
150
FREQUENCY (Hz)
FI
L
T
E
R
GA
IN
(
d
B
)
08
77
1-
0
50
Figure 38. Sinc3 Filter Response (FS[9:0] = 480)
Simultaneous 50 Hz/60 Hz rejection is also achieved using the
REJ60 bit in the mode register. When FS[9:0] is programmed to
96 and the REJ60 bit is set to 1, notches are placed at both 50 Hz
and 60 Hz for a stable 4.92 MHz master clock. Figure 39 shows
the frequency response of the sinc3 filter with this configuration.
Assuming a stable clock, the rejection at 50 Hz/60 Hz (±1 Hz)
is in excess of 67 dB minimum.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(d
B
)
08
77
1-
05
1
Figure 39. Sinc3 Filter Response (FS[9:0] = 96, REJ60 = 1)
CHOP ENABLED (SINC4 FILTER)
With chop enabled, the ADC offset and offset drift are minimized.
The analog input pins are continuously swapped. With the
analog input pins connected in one direction, the settling time
of the sinc filter is allowed and a conversion is recorded. The
analog input pins are then inverted, and another settled conver-
sion is obtained. Subsequent conversions are averaged to
minimize the offset. This continuous swapping of the analog
input pins and the averaging of subsequent conversions means
that the offset drift is also minimized. With chop enabled, the
resolution increases by 0.5 bits.
0
877
1-
0
35
SINC3/SINC4
MODULATOR
ADC
CHOP
Figure 40. Chop Enabled
Output Data Rate and Settling Time (Sinc4 Chop
Enabled)
For the sinc4 filter, the output data rate is equal to
fADC = fCLK/(4 × 1024 × FS[9:0])
where:
fADC is the output data rate.
fCLK is the master clock (4.92 MHz nominal).
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
The value of FS[9:0] can be varied from 1 to 1023. This results
in an output data rate of 1.17 Hz to 1200 Hz. The settling time is
equal to
tSETTLE = 2/fADC
Table 33 gives some examples of FS[9:0] values and the corres-
ponding output data rates and settling times.
Table 33. Examples of Output Data Rates and the
Corresponding Settling Time
FS[9:0]
Output Data Rate (Hz)
Settling Time (ms)
96
12.5
160
80
15
133
相關(guān)PDF資料
PDF描述
AD7225BQ IC DAC 8BIT QUAD W/AMP 24-CDIP
AD7226BQ IC DAC 8BIT QUAD W/AMP 20-CDIP
AD7228CQ IC DAC 8BIT OCTAL W/AMP 24-CDIP
AD7233BNZ IC DAC 12BIT SRL W/AMP 8PDIP
AD7243BQ IC DAC 12BIT W/AMP W/REF 16-CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD71L 制造商:Johnson Components 功能描述:ADAPT - Bulk
AD72 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT
AD720 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoders
AD720-00E 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘,±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-MSOP 標準包裝:1,000
AD720-02E 功能描述:SENSOR MAG SW 28G STANDARD 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘,±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOIC 標準包裝:1,000