- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7195BCPZ-RL7 (Analog Devices Inc)IC AFE 24BIT 4.8K 32LFSP PDF資料下載
參數(shù)資料
| 型號： | AD7195BCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/45頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AFE 24BIT 4.8K 32LFSP |
| 設(shè)計資源： | Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155) |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 24 |
| 通道數(shù)： | 4 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.25 V |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
AD7195
Rev. 0 | Page 34 of 44
DIGITAL FILTER
The AD7195 offers a lot of flexibility in the digital filter. The
device has four filter options. The device can be operated
with a sinc3 or sinc4 filter, chop can be enabled or disabled, and
zero latency can be enabled. The option selected affects the
output data rate, settling time, and 50 Hz/60 Hz rejection. The
following sections describe each filter type, indicating the
available output data rates for each filter option. The filter res-
ponse along with the settling time and 50 Hz/60 Hz rejection
is also discussed.
SINC4 FILTER (CHOP DISABLED)
When the AD7195 is powered up, the sinc4 filter is selected
by default and chop is disabled. This filter gives excellent noise
performance over the complete range of output data rates. It
also gives the best 50 Hz/60 Hz rejection, but it has a long
settling time.
08
77
1-
03
3
SINC3/SINC4
MODULATOR
ADC
CHOP
Figure 24. Sinc4 Filter (Chop Disabled)
Sinc4 Output Data Rate/Settling Time
The output data rate (the rate at which conversions are available
on a single channel when the ADC is continuously converting)
is equal to
fADC = fCLK/(1024 × FS[9:0])
where:
fADC is the output data rate.
fCLK is the master clock (4.92 MHz nominal).
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
The output data rate can be programmed from 4.7 Hz to
4800 Hz; that is, FS[9:0] can have a value from 1 to 1023.
The settling time for the sinc4 filter is equal to
tSETTLE = 4/fADC
When a channel change occurs, the modulator and filter are
reset. The settling time is allowed to generate the first conver-
sion after the channel change. Subsequent conversions on this
channel occur at 1/fADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A
CH B
CHANNEL B
1/
fADC
0
87
71
-0
38
Figure 25. Sinc4 Channel Change
When conversions are performed on a single channel and a
step change occurs, the ADC does not detect the change in
analog input. Therefore, it continues to output conversions
at the programmed output data rate. However, it is at least four
conversions later before the output data accurately reflect the
analog input. If the step change occurs while the ADC is
processing a conversion, then the ADC takes five conversions
after the step change to generate a fully settled result.
1/
fADC
ANALOG
INPUT
ADC
OUTPUT
FULLY
SETTLED
0
87
71
-0
39
Figure 26. Asynchronous Step Change in Analog Input
The 3 dB frequency for the sinc4 filter is equal to
f3dB = 0.23 × fADC
Table 29 gives some examples of the relationship between the
values in Bits FS[9:0] and the corresponding output data rate
and settling time.
Table 29. Examples of Output Data Rates and the
Corresponding Settling Time
FS[9:0]
Output Data Rate (Hz)
Settling Time (ms)
480
10
400
96
50
80
60
66.6
Sinc4 Zero Latency
Zero latency is enabled by setting the single bit (Bit 11) in the
mode register to 1. With zero latency, the complete settling time
is allowed for each conversion. Therefore, the conversion time
when converting on a single channel or when converting on
several channels is constant. The user does not need to consider
the effects of channel changes on the output data rate.
The output data rate equals
fADC = 1/tSETTLE = fCLK/(4 × 1024 × FS[9:0])
where:
fADC is the output data rate.
fCLK is the master clock (4.92 MHz nominal).
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7225BQ | IC DAC 8BIT QUAD W/AMP 24-CDIP |
| AD7226BQ | IC DAC 8BIT QUAD W/AMP 20-CDIP |
| AD7228CQ | IC DAC 8BIT OCTAL W/AMP 24-CDIP |
| AD7233BNZ | IC DAC 12BIT SRL W/AMP 8PDIP |
| AD7243BQ | IC DAC 12BIT W/AMP W/REF 16-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD71L | 制造商:Johnson Components 功能描述:ADAPT - Bulk |
| AD72 | 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT |
| AD720 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoders |
| AD720-00E | 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘，±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000 |
| AD720-02E | 功能描述:SENSOR MAG SW 28G STANDARD 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘，±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。