
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 18: SPDIF Input
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
18-2
storage in main memory using a hardware double buffered scheme. In addition,
during the decode phase, the input stream is processed to extract parity, validity and
selected channel status information for each IEC60958 block.
The SPDIF bitstream is composed of a single signal that is organized into a block
structure of 192 frames. The signal has both data and an embedded clock present.
Each frame is composed of 2 subframes each composed of 32 bits. The stream is
encoded with a line code called “bi-phase mark” encoding.
Figure 2 shows the
organization of the IEC60958 SPDIF stream format.
The input stream is parsed by the hardware using an extracted bitclock that is
synchronous to the oversampling clock. The audio data, validity ag, channel status
and parity bits are extracted and the SPDI_STATUS and SPDI_CBITS registers are
updated, see
Figure 9. The audio portion of each subframe can contain samples that
are up to 24 bits in length.
2.2 Architecture
2.2.1
Functional Modes
The SPDIF Input module has 3 major functional modes. All modes are congured via
software programmable MMIO registers, see
Figure 9. These modes are:
16-bit Mode: Subframe bits [27:12] inclusive are selected and stored. All biphase
encoded bits are decoded. In addition, the state of the parity bit and the validity
bit of each subframe is sampled and the SPDI_STATUS register is updated with
the results. This mode is useful when the stream contains either 16-bit PCM
audio or 16-bit non-PCM samples.
32-bit Mode: Subframe bits [27:4] inclusive are selected and stored subject to a
programmable bitmask. A 32-bit word is formed by padding ‘0’ bits to the
least
signicant end of the masked audio samples. In addition, the state of the parity bit
and the validity bit of each subframe is sampled and the SPDI_STATUS register is
updated with the results. This mode provides for any audio sample size ranging from
17 to 24 bits.
Figure 1:
SPDIF Input Block Diagram
SPDI_IN
SPDIF
Input
32
DATA
SPDIF
Input
pin
Oversampling clock
domain
MTL Bus
to External memory
Memory
clock domain
Registers
Control
dtl_mmio_clk
domain
DMA UNIT