
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 15: Audio Output
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
15-15
4.
Register Descriptions
The following tables illustrate the register set of the Audio Out block. Access to these
registers is via the DTL port. These registers are distributed between the DTL clock
domain (DCS/MMIO bus), the DMA clock domain (MTL/DDR bus) and the IP clock
domain, i.e. the AO module clock. The access time to these registers is proportional
to the clock domain frequency with respect to the CPU speed.
4.1 Register Summary
4.2 Register Table
Table 8: Register Summary
Offset
Name
Description
0x11 0000
AO_STATUS
Provides status of buffers and other Audio Out components/situations.
0x11 0004
AO_CTL
Control register to congure Audio Out options
0x11 0008
AO_SERIAL
Control register to congure Audio Out serial timing and data options
0x11 000C
AO_FRAMING
Control register to congure data framing
0x11 0010
Reserved
0x11 0014
AO_BASE1
Base address of DMA buffer 1 in memory
0x11 0018
AO_BASE2
Base address of DMA buffer 2 in memory
0x11 001C
AO_SIZE
The DMA Buffer size in samples
0x11 0020
AO_CC
Codec Control data content
0x11 0024
AO_CFC
Codec data position
0x11 0028—0FF0
Reserved
0x11 0FF4
AO_PWR_DWN
Powerdown function
0x11 0FFC
AO_MODULE_ID
Provides module ID number, including major and minor revision levels.
Table 9: Audio Output Port Registers
Bit
Symbol
Acces
s
Value
Description
Offset 0x11 0000
AO_STATUS—DTL Clock Domain
31:6
Unused
-
To ensure software backward compatibility unused or reserved bits must
be written as zeros and ignored upon read
.
5
CC_BUSY
R
0
0 = Audio Out is ready to receive a CC1, CC2 pair.
1 = Audio Out is not ready to receive a CC1, CC2 pair. Try again in a
few SCK clock intervals.
4
BUF1_ACTIVE
R
1
1 =DMA buffer 1 in memory will be used for the next sample to be
transmitted.
0 =DMA buffer 2 in memory will contain the next sample.