
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 11: QVCP
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
11-2
Screen timing generation adopted to the connected display requirements (SD-TV
standards, HD-TV standards, progressive and interlaced formats)
Color space uniqueness of all the display surfaces
Merging of the image surfaces (blend, invert, exchange)
Positioning of the various surfaces (including ner positioning)
Brightness and contrast control on a per-surface basis
Gamma correction and noise shaping of the nal composited image
Output format generation
1.1 Features
QVCP comprises various processing layers, a hierarchical mixer cascade (where an
image surface is always associated with a layer and a mixer structure), and an output
pipeline. A top-level block diagram is shown in
Figure 1.
A
layer contains various video and graphics processing functions (which are
necessary to accomplish the tasks mentioned above)
and obtains data from a
particular data source. The data may provide a desktop image, a motion video image,
a cursor, or a sprite image. Registers in the layer select the data source and set the
display and the image-processing parameters.
A
mixer is a functional block that selects between and manipulates data streams from
two sources: the pixel stream from its companion layer and the pixel stream output of
the previous mixer (in the hierarchy). The mixing functions include pixel inversion,
pixel selection (between sources), and alpha blending. The mixers operate on a per-
pixel basis using programmable logical raster operations (ROPs) to determine which
Figure 1:
QVCP Top Level Diagram
Layer Structure
Mixer
Output Pipeline
Programming and Screen Timming Control
VBI Data
DMA
Interface
to
Main
Memory
DMA1
DMA2
DMA3
DMA4
MMIO
Interface
Layer1
Layer2
Mixer_out