
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 11: QVCP
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
11-66
7:5
PF_SIZE_U[2:0]
R/W
0
Size component for Y or R
Number of bits minus 1 (e.g. 7 => 8 bits per component)
Not available when PF_10B_MODE is on.
4:0
PF_OFFS_U[4:0]
R/W
0
Offset component for Y or R
Index of MSB position within 32-bit word (0-31)
Not available when PF_10B_MODE is on.
Offset 0x10 E2C8
Start Fetch
31
Enable
R/W
0
Set this bit to delay the DMA data fetch timing until line number
specied in bit 11:0 is reached.
If disabled, DMA will pre-fetch data for the next eld at the end of
current eld.
27:16
FlushCount
R/W
0x30h
The number of ush pixels to be inserted after the end of a eld. If
Start Fetch is enabled this register must contain a large enough
value to ush all pixels out of the pipeline after the last pixel entered
the pixel formatter. (approx. 50)
15:12
Unused
R/W
-
11:0
Fetch Start
R/W
0
If enabled (by setting bit 31 to 1), the data fetched from memory will
be delayed until line number set here is reached, ie. the data pre-
fetch is disabled.
The number given here must be set to a value earlier in Y position
than LayerNStartY in 10E230 to prevent from layer underow.
In non-interlaced mode :
this value is relative to FRAME position. For example, if
LayerNStartY=100, a start fetch position of 98 is deemed earlier
position.
In interlaced mode:
this value is relative to FIELD position. For example, if
LayerNStartY=100, a start fetch position of 52 is deemed one
line too late to start the fetch, because LayerNStartY=100 is
equivalent to eld position 100/2=50. Therefore, a start fetch
positon of 48 is a proper one.
Offset 0x10 E2CC
Brightness & Contrast
31:29
Unused
-
28
VCBM_U2B
R/W
0
Brightness control bit for upper channel.
VCBM_U2B = 1 if brightness control is activated for the upper
channel.
27
VCBM_M2B
R/W
0
Brightness control bit for middle channel.
VCBM_M2B = 1 if brightness control is activated for the middle
channel.
26
VCBM_L2B
R/W
0
Brightness control bit for lower channel.
VCBM_L2B = 1 if brightness control is activated for the lower
channel.
Table 20: QVCP 1 Registers …Continued
Bit
Symbol
Acces
s
Value
Description