參數(shù)資料
型號: 935270523557
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64
文件頁數(shù): 65/93頁
文件大?。?/td> 2118K
代理商: 935270523557
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
68 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Code (Hex): 40 — read
Code (Hex): C0 — write
The HCD must set the byte count into the HcTransferCounter register and check the
HcBufferStatus register before reading from or writing to the buffer. The HCD must
write the command (40H for read, C0H for write) once only, and then read or write all
the data bytes in word. After every read/write, the pointer of ITL buffer RAM will be
automatically increased by two to point to the next data word until it reaches the value
of HcTransferCounter register; otherwise, an internal EOT signal is not generated to
set bit 2 (AllEOTInterrupt) of the Hc
PInterrupt register and update the
HcBufferStatus register.
The HCD must take care of the difference that the internal buffer RAM is organized in
bytes. The HCD must write the byte count into the HcTransferCounter register, but the
HCD reads or writes the buffer RAM by 16 bits (by 1 word).
10.6.7
HcATLBufferPort register (41H—Read, C1H—Write)
This is the ATL buffer RAM read/write port. The bits 15:8 contain the data byte that
comes from the Acknowledged Transfer List (ATL) buffer RAM’s odd address. The
bits 7:0 contain the data byte that comes from the ATL buffer RAM’s even address.
Table 62:
HcITLBufferPort register: bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
DataWord[15:8]
Reset
00000000
Access
R/W
Bit
7
6
5
4
3
2
1
0
Symbol
DataWord[7:0]
Reset
00000000
Access
R/W
Table 63:
HcITLBufferPort register: bit description
Bit
Symbol
Description
15 to 0
DataWord[15:0]
Read/Write ITL buffer RAM’s two data bytes.
Table 64:
HcATLBufferPort register: bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
DataWord[15:8]
Reset
00000000
Access
R/W
Bit
7
6
5
4
3
2
1
0
Symbol
DataWord[7:0]
Reset
00000000
Access
R/W
Table 65:
HcATLBufferPort register: bit description
Bit
Symbol
Description
15 to 0
DataWord[15:0]
Read/Write ATL buffer RAM’s two data bytes.
相關(guān)PDF資料
PDF描述
935270668112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
935272535118 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935272535157 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
935268661112 POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
935270671112 CBT/FST/QS/5C/B SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA