- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440SP (Applied Micro Circuits Corp.) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 440SP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 440SP |
| 文件頁(yè)數(shù)： | 63/85頁(yè) |
| 文件大小： | 615K |
| 代理商： | 440SP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
PowerPC 440SP Embedded Processor
66
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
Input Max Allowable Overshoot (3.3V LVTTL)
VIMAO
+3.9
V
Input Max Allowable Undershoot (3.3V LVTTL)
VIMAU
-0.6
V
Output Max Allowable Overshoot (3.3V LVTTL)
VOMAO
+3.9
V
Output Max Allowable Undershoot (3.3V
LVTTL)
VOMAU3
-0.6
V
Case Temperature
TC
-40
+100
°C6
Notes:
1. PCI-X drivers meet PCI-X specifications.
2. SVREF = SVDD/2
3. The analog voltages used for the on-chip PLLs can be derived from the logic voltage, but must be filtered before entering the
PPC440SP. See “Absolute Maximum Ratings” on page 63.
4. Power supply sequencing: It is recommended that the 1.5V Vdd of the core reach its nominal value before applying power to the
I/Os. Voltage applied to I/Os from an external source must not be allowed to exceed the 0Vdd ramp. A power down cycle must
complete (0Vdd and Vdd are below 0.4V) before a new power up cycle is started.
5. LPDL is least positive down level; MPUL is most positive up level.
6. Case temperature, TC, is measured at top center of case surface with device soldered to circuit board.
Table 10. Input Capacitance
Parameter
Symbol
Maximum
Unit
Notes
Group 1 (2.5V SSTL I/O)
CIN1
5.2
pF
Group 2 (3.3V LVTTL I/O)
CIN2
7.1
pF
Group 3 (PCI-X I/O)
CIN3
5.7
pF
Group 4 (Receivers)
CIN4
6.9
pF
Group 5 (3.3V tolerant CMOS I/O)
CIN5
3.4
pF
Table 9. Recommended DC Operating Conditions (Sheet 3 of 3)
Device operation beyond the conditions specified is not recommended. Extended operation beyond the recommended
conditions can affect device reliability.
Parameter
Symbol
Minimum
Typical
Maximum
Unit
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4414-308 | 8 POS SOIC ADAPTER |
| 4414-308LF | 8 POS SOIC ADAPTER |
| 4414-314 | 14 POS SOIC ADAPTER |
| 4414-314LF | 14 POS SOIC ADAPTER |
| 4414-316 | 16 POS SOIC ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 440SPE | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| 440SRIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMOKE ALARM 12-28VDC B/BK |
| 440SS001M08 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M09 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M10 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。