- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440SP (Applied Micro Circuits Corp.) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | 440SP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 440SP |
| 文件頁數(shù)： | 58/85頁 |
| 文件大?。?/td> | 615K |
| 代理商： | 440SP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
AMCC Proprietary
61
Data Sheet
System Interface
Halt
Halt from external debugger.
I
3.3V LVTTL
1, 4
GPIO00:17
General purpose I/O 0 through 17. To access these
functions, software must set DCR register bits.
I/O
3.3V LVTTL
GPIO18:29
General purpose I/O 18 through 29. To access these
functions, software must set DCR register bits.
I/O
3.3V PCI
GPIO30:31
General purpose I/O 30 through 31. To access these
functions, software must set DCR register bits.
I/O
3.3V LVTTL
SysClk
Main system clock input.
I
3.3V LVTTL
SysErr
Set to 1 when a machine check is generated.
O
3.3V LVTTL
SysPartSel
Not used.
I
na
3
SysReset
Main system reset. External logic can drive this
bidirectional pin low (minimum of 16 cycles) to initiate a
system reset. A system reset can also be initiated by
software.
I
3.3V LVTTL
1, 2
HISRRst
Hardware initiated self-refresh and system reset.
I
3.3V LVTTL
1, 2
ExtReset
External Reset. During the PPC440SP’s reset phase,
this signal is at down level.
O3.3V LVTTL
TestEn
Test Enable.
I
3.3V LVTTL
3
TmrClk
Processor timer external input clock.
I
3.3V LVTTL
JTAG Interface
TCK
Test Clock.
I
3.3V LVTTL
1
TDI
Test Data In.
I
3.3V LVTTL w/pull-down
4
TDO
Test Data Out.
O
3.3V LVTTL
TMS
Test Mode Select.
I
3.3V LVTTL with pull-up
1
TRST
Test Reset. During chip power-up, this signal must be
low from the start of VDD ramp-up until at least 16
SysClk cycles after VDD is stable in order to initialize the
JTAG controller.
I
3.3V LVTTL with pull-up
5
Trace Interface
TrcClk
Trace data capture clock, runs at 1/4 the frequency of
the processor.
O3.3V LVTTL
TrcBS0:2
Trace branch execution status.
O
3.3V LVTTL
TrcES0:4
Trace Execution Status is presented every fourth
processor clock cycle.
O3.3V LVTTL
TrcTS0:6
Additional information on trace execution and branch
status.
O3.3V LVTTL
Table 6. Signal Functional Description (Sheet 6 of 7)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4414-308 | 8 POS SOIC ADAPTER |
| 4414-308LF | 8 POS SOIC ADAPTER |
| 4414-314 | 14 POS SOIC ADAPTER |
| 4414-314LF | 14 POS SOIC ADAPTER |
| 4414-316 | 16 POS SOIC ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 440SPE | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| 440SRIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMOKE ALARM 12-28VDC B/BK |
| 440SS001M08 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M09 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M10 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。